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the design is too expensive. (a) An ideal physical synthesis f ow that
gradually reduces the size of changes as it increases accuracy. (b) Amore
realistic example f ow with two global placement steps that move every
gate in the design, and ref nement stages that apply local optimizations
to one object at a time. Accuracy is increased in discrete steps. . . . . . 15
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path optimization and timing-driven detailed placement. . . . . . . . . 23
3.2 The placement of a pipeline latch impacts the slacks of both input and
output paths. A wirelength objective does not capture the timing effects
of this situation, and with equal net weights a placer may choose the con-
f guration in (a). In trying to f x this path, timing-driven net weighting
would increase the weight on net n2, and placement would then choose
the conf guration in (b). Placing the latch in the center as in (c) is also
not an optimal approach. There may be only a single optimal location as
shown in (d). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
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optimizations do not solve the problem. Repowering the gates may im-
prove the timing some in (b), but if it cannot f x the problem, the latch
must be moved. Moving the latch up to the next buffer, shown in (c),
does not give optimization enough freedom. If we move the latch but do
not re-buffer in (d), timing may degrade. Figure 3.12(d) shows the ideal
solution to this problem. . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.5 (a) A model for buffered interconnect. Γ describes the optimal distance
between buffers on a two-pin net. (b) A corresponding RC-network of
a single buffer driving a wire segment. Rb and Cb represent the intrinsic
resistance and gate capacitance of the buffer while R and C represent
the per-unit resistance and capacitance of a metal wire. . . . . . . . . . 31
3.6 (a) An example subcircuit and (b) corresponding timing graph used in
RUMBLE. The AATs or RATs of unmovable objects (squares) are con-
sidered known. STA is performed on movable objects (round shapes). . 33
3.7 In many subcircuits there are multiple slack-optimal placements. In
RUMBLE we add a secondary objective to minimize the displacement
from the original placement. This helps to maintain the timing assump-
tions made initially and reduces legalization issues. (a) shows the initial
state of and example subcircuit, (b) a slack-optimal solution commonly
returned by LP solvers, all optimal solutions lie on the dotted line and
(c) a solution given by RUMBLE that maximizes worst-slack then min-
imizes displacement. . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
3.8 (a) A timing arc nu,v connecting an arbitrary gate u to an arbitrary gate
v. (b) The RAT of a gate g is the minimum of RATs of the outputs of g.
(c) The AAT of a gate g is the maximum of AATs of the inputs of g. . . 35
3.9 (a) An example subcircuit with an imbalanced latch whose worst-slack
cannot be improved. Nevertheless, it is possible to improve timing of
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in (b). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
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3.10 Modeling feedback paths within logic requires a new type of gate. Pseu-
domovable gates have timing values that depend on the timing values
of neighboring gates, but they cannot be moved. (a) Ignoring the pres-
ence of feedback paths is overly pessimistic, and it appears that the tim-
ing of the latch cannot meet its constraints. (b) Making the f xed gates
along a feedback path pseudomovable allows the latch to meet its tim-
ing constraints, but doing only this can lead to the wrong placement. (c)
Including all gates connected to pseudomovables as f xed timing points
properly models the problem as a convex subcircuit. . . . . . . . . . . 43
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ABSTRACT
Broadening the Scope of Multi-Objective Optimizations
in Physical Synthesis of Integrated Circuits
by
David Anthony Papa
Chair: Igor L. Markov
In modern VLSI design, physical synthesis tools are primarily responsible for satisfy-
ing chip-performance constraints by invoking a broad range of circuit optimizations, such
as buffer insertion, logic restructuring, gate sizing and relocation. This process is known
as timing closure. Our research seeks more powerful and eff cient optimizations to im-
prove the state of the art in modern chip design. In particular, we integrate timing-driven
relocation, retiming, logic cloning, buffer insertion and gate sizing in novel ways to create
powerful circuit transformations that help satisfy setup-time constraints.
State-of-the-art physical synthesis optimizations are typically applied at two scales: i)
global algorithms that affect the entire netlist and ii) local transformations that focus on
a handful of gates or interconnections. The scale of modern chip designs dictates that
only near-linear-time optimization algorithms can be applied at the global scope — typi-
cally limited to wirelength-driven placement and legalization. Localized transformations
can rely on more time-consuming optimizations with accurate delay models. Few tech-
niques bridge the gap between fully-global and localized optimizations. This dissertation
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broadens the scope of physical synthesis optimization to include accurate transformations
operating between the global and local scales. In particular, we integrate groups of re-
lated transformations to break circular dependencies and increase the number of circuit
elements that can be jointly optimized to escape local minima.
Integrated transformations in this dissertation are developed by identifying and re-
moving obstacles to successful optimizations. Integration is achieved through mapping
multiple operations to rigorous mathematical optimization problems that can be solved
simultaneously. We achieve computational scalability in our techniques by leveraging an-
alytical delay models and focusing optimization efforts on carefully selected regions of
the chip. In this regard, we make extensive use of a linear interconnect-delay model that
accounts for the impact of subsequent repeated insertion. Our integrated transformations
are evaluated on high-performance circuits with over 100,000 gates.
Integrated optimization techniques described in this dissertation ensure graceful timing-
closure process and impact nearly every aspect of a typical physical synthesis f ow. They
have been validated in EDA tools used at IBM for physical synthesis of high-performance
CPU and ASIC designs, where they signif cantly improved chip performance.
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PART I
Introduction and Prior Art
CHAPTER I
Timing Closure for Multi-Million-Gate Integrated
Circuits
Sophisticated integrated circuits (ICs) can be classif ed as processors (CPUs), application-
specif c integrated circuits (ASICs) or systems-on-a-chip (SoCs), which embed CPUs and
intellectual property blocks into ASICs. Mass-produced on silicon chips, these circuits
fuel consumer and industrial electronics, maintain national and international computer
networks, coordinate transportation and power grids, and ensure the competitiveness of
military systems. The design of new integrated circuits requires sophisticated optimiza-
tion algorithms, software and methodologies — collectively called Electronic Design Au-
tomation (EDA) — which leverage synergies between Computer Science, Computer En-
gineering and Electrical Engineering. From the algorithmic perspective, a number of NP-
hard problems need to be solved quickly in practice, while their instances grow year after
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year with Moore’s law. From the software perspective, multiple optimizations must op-
erate on sophisticated design databases and coordinate to ensure consistent results over a
large variety of chip designs. Electrical-engineering aspects of EDA emphasize physical
characteristics of integrated circuits, such as speed-of-light limitations observed in large,
high-speed chips manufactured at sub-65nm technology nodes.
1.1 Challenges in Physical Synthesis
State-of-the-art automated IC design f ows begin at a planning stage with rough esti-
mates of chip performance and cost. During this stage, a block-level layout or floorplan
of the chip is determined. Next, designers describe the function of the chip using a hard-
ware description language (HDL), such as Verilog or VHDL. A logic synthesis tool is
run on the HDL code to create a mapped netlist that implements the design in the target
standard-cell library. Timing analysis can then calculate crude, optimistic estimates of
chip performance, and the HDL code can be improved until it passes this sanity check.
The physical synthesis stagebegins after logic synthesis produces a gate-level netlist
that meets agreed performance targets under optimistic timing conditions. A physical syn-
thesis tool reads the netlist, creates an overlap-free placement of gates, and proceeds to
optimize circuit performance. During physical synthesis, the availability of gate locations
enables more accurate interconnect-delay modeling in timing analysis. Common physical
synthesis operations include inserting or removing buffers and inverters, resynthesizing
small windows, increasing and decreasing gate sizes, as well as relocating gates. When a
design meets its performance constraints, it is said to have closed on timing. When physi-
cal synthesis is unable to achieve timing closure, designers must study the tool’s logs and
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the optimized circuit then manually generate additional constraints to guide the optimiza-
tion process. More substantial timing-closure diff culties can cause an expensive return to
the logic synthesis stage, necessitate f oorplanning changes or even require changes in the
HDL code.
Designs that have passed timing checks during physical synthesis, transition into the
routing stage, where more accurate timing models are available and new timing-closure
problems may arise. Failure to route or meet timing constraints at this stage can again
cause a return to earlier stages and further iterations. Finally, post-routing optimizations
address any timing-closure issues that remain after routing, such as changing wire layers
to reduce variability, moving detailed routes to reduce cross-talk, or adding redundant vias
to improve manufacturing yield.
Challenges.Aggressive scaling of transistor dimensions according to Moore’s Law
has historically driven performance improvements of CMOS-based integrated circuits (ICs).
This trend has been so successful that now the greater part of critical path delay is no
longer in the transistors that compose logic gates — delay through signal nets and re-
peaters now dominates [101]. As a result, logic synthesis can no longer estimate design
performance effectively without physical information. A relatively recent solution, phys-
ical synthesis optimization algorithms employ a complex, multi-phase process that com-
bines netlist optimization, placement, routing and timing analysis [7,8,112]. Physical syn-
thesis optimization algorithms are primarily designed to achieve timing closure, but there
are other important objectives such as reducing wirelength, area and power consumption
while maintaining routability.
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Another consequence of technology scaling trends gives IC designers more transistors
at their disposal, which leads to increased design size and complexity. Today’s ICs have
tens of millions of gates and each design has its own performance requirements, which in-
clude reducing power consumption, satisfying area bounds and increasing manufacturing
yield. A physical synthesis tool must accommodate these requirements as well as ensure
that basic physical constraints are met, such as producing a legal, routable placement. As
a result, throughout the physical synthesis f ow multiple objectivesare always present and
must be optimized simultaneously.
Several prior publications formulate non-linear, multi-objective optimization problems
and solve them with some success [109], but these algorithms typically exhibit super-
linear runtime complexity and do not scale well enough to optimize an entire modern
VLSI design at once. Other approaches focus on a handful of gates, and apply more time-
consuming algorithms to relocate several gates at once, increase drive strength, or insert
buffers to improve performance [10, 112, 114]. However, these approaches are limited in
scope and only near-linear-time algorithms such as wirelength-driven placementcan be
applied at a truly global scope. For example, the scope of timing-driven gate relocationis
typically limited to f nding new positions for a handful of gates so as to improve the delay
of incident paths.1 Few techniques are available between the global and local scopes, but
resynthesis is a notable exception. While logic synthesis techniques are applied to more
than a few gates at once, the delay estimations considered at that scale do not typically
utilize all of the physical information available and are therefore less accurate [87]. Con-
1This is in contrast to timing-driven placement, which in previous literature usually refers to the appli-
cation of net weights during placement that are based on timing information. Here we are referring to the
detailed placement of a small number of gates while interacting incrementally with a timing analysis engine.
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sequently, in state-of-the-art physical synthesis tools there is a large gap between the scope
of accurate, local transformations and coarse, global transformations.
More recently, a trend toward integration of such point optimizationsas repowering,
buffering, and timing-driven detailed placement has gained strength. Increasing the scope
of such compound transformationsto close the aforementioned gap while maintaining ac-
ceptable runtime and accuracy remains a challenging research problem. It is unclear a
priori if established techniques based on static timing analysis and single-objective opti-
mizations remain suff cient in the context of physical synthesis for sub-45nm ICs. To this
end, Chapter IX reports successful experiments with 32nm and 22nm designs.
1.2 Our Contributions
In this dissertation, wemake several contributions that advance the capabilities and strength
of modern software tools for physical synthesis, with the ultimate goal to improve the
quality of leading-edge semiconductor products. In so doing, we broaden the scope of
physical synthesis optimization in two distinct ways: (i) we integrate related transforma-
tions to break circular dependencies and f nd optimization synergies and (ii) we increase
the number of objects that can be jointly optimized to escape local minima.
Integrated transformations in this dissertation are developed by f rst considering a suc-
cessful optimization and identifying obstacles to its further application. We then derive
methods to overcome those obstacles that call for integration. Integration is achieved
through mapping multiple operations to rigorous mathematical optimization problems and
solving them simultaneously. We achieve scalability in our techniques by leveraging ana-
lytical delay models and restricting consideration to carefully selected regions of the chip.
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In particular, we make extensive use of a linear interconnect-delay model that accounts
for the impact of subsequent repeated insertion. We also demonstrate that bottom-up clus-
tering and top-down partitioning can be used to select small regions of large circuits on
which our optimizations have a large impact.
Simultaneous placement and buffering. At advanced technology nodes multiple
cycles are required for signals to cross the chip, making latch placement critical to tim-
ing closure. The problem is intertwined with buffer insertion because the placement of
such latches depends on the location of buffers on adjacent interconnect. In Chapter III
we broaden the scope of timing-driven latch placement by integrating it with buffer in-
sertion. We enhance computational scalability by employing analytical delay models and
optimizing delay using state-of-the-art linear programming software.
Bounded transactional timing analysis. As local circuit optimizations become in-
creasingly multi-objective in modern physical synthesis f ows, a tighter interaction be-
tween optimization algorithms and timing analysis is necessary. Such optimizations must
employ heuristics to search for good implementations of subcircuits, but manymain stream
timing analysis tools offer no support for retracting circuit modif cations. In Chapter IV
we describe an extension to traditional static timing analysis that records a history of in-
cremental network delay computations in a stack-based data structure, so that the timing
can be returned to a previously-known state upon retraction of a circuit modif cation. It
also explicitly boundsthe scope of propagation to a local window in anticipation of re-
traction. These extensions form a necessary infrastructure for modern physical synthesis
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optimizations and greatly improve the performance of static timing analysis for local cir-
cuit modif cations in the presence of retraction.
Simultaneous placement and gate sizing in a discrete domain. Gate locations that
optimize timing depend on boundary timing conditions in the local subcircuit. Similarly,
the optimal drive strength of a gate depends on the input slew rate and output capacitance.
But these two problems are related because the output capacitance of a gate depends upon
the length of interconnect it drives. In Chapter V we describe our pairwise delay model
that allows us to analyze the impact of these optimizations simultaneously. Integrating
gate sizing as well as threshold voltage assignment with timing-driven detailed placement
allows our algorithm to explore a broader range of solutions and ultimately improve the
most critical paths in the circuit.
Timing-driven gate cloning for interconnect optimization. In a complete physi-
cal synthesis f ow, optimization transformations that can improve the timing on critical
paths that are already well-optimized by a series of powerful transformations (timing
driven placement, buffering and gate sizing) are invaluable. We develop an innovative
gate cloning technique that integrates placement and buffer insertion to improve intercon-
nect delay on critical paths during physical synthesis. Our polynomial-time algorithm
simultaneously f nds locations for the original and copied gates and assigns sinks to one
of the copies so as to minimize interconnect delay. Our algorithm leverages analytical de-
lay models developed in Chapter III and thereby accounts for the impact of future buffer
insertion.
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Simultaneous performance-driven retiming, placement, buffering and logic cloning.
One of the most common situations in which the latch placement techniques of Chapter III
are insuff cient is a critical path wherein moving a gate immediately next to its most-critical
input is the optimal solution but does not meet timing constraints. For example, when relo-
cating the latch adjacent to its only input still violates a setup time constraint, placement is
insuff cient to further improve timing. In order to remove this barrier, we develop SPIRE,
a new physical synthesis transformation that integrates retiming with gate relocation and
buffer insertion. To broaden the scope of retiming, we extend this transformation with gate
duplication designed to create new retiming opportunities. We demonstrate the need for
this transformation by example, motivating the integration of all considered techniques to
meet timing constraints.
Broadening the scope of physical-synthesis optimization using partitioning. The
optimizations developed in this dissertation extend physical-synthesis transformations be-
yond a handful of gates. Unfortunately, the computational complexity of such optimiza-
tions makes them too ineff cient to apply to entire netlists of large ASIC and SoC de-
signs. Therefore, we develop a technique to identify appropriately-sized subsets of large
designs on which our transformations can be applied eff ciently. Our method utilizes ex-
isting hypergraph partitioning algorithms to divide the circuit in a top-down fashion until
the subsets reach the desired size. We show that this technique can work in practice and
demonstrate a run-time solution quality trade-off for SPIRE, the transformation developed
in this dissertation that can optimize subcircuits with thousands of standard cells.
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Co-Optimization of Latches and Clock Networks in Large-Block Physical Synthesis.
Optimizations developed in this dissertation affect nearly every stage of a typical indus-
trial state-of-the-art physical-synthesis f ow. In order to obtain synergies between them, we
explore the infrastructure for physical synthesis used by IBM for large commercial micro-
processor designs. We focus our attention on a very challenging high-performance design
style called large block synthesis (LBS). In such designs the placement of the latches is
particularly critical to the performance of the clock network, which in turn affects timing
and power. Our research uncovers def ciencies in the state-of-the-art physical synthesis
f ow vis-à-vis latch placement that result in timing disruptions and hamper design clo-
sure. We introduce a next-generation physical synthesis methodology that seeks a more
graceful timing-closure process. This is accomplished through careful latch placement and
clock-network routing to (i) avoid timing degradation where possible, and (ii) immedi-
ately recover from unavoidable timing disruptions.
1.3 Organization of the Dissertation
The rest of the dissertation is organized as follows:
• Part I introduces our work in this chapter, and outlines relevant background on phys-
ical synthesis in Chapter II.
• Part II covers local transformations and necessary timing analysis techniques for
physical synthesis. Chapter III describes a method for simultaneous placement of
sequential gates and buffering of incident interconnect. Chapter IV describes a tim-
ing analysis technique that is necessary for the eff cient implementation of com-
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pound transformations such as the one described in Chapter V. Chapter V describes
an abstract model for circuit timing under movement and repowering that can be
solved optimally using branch and bound.
• Using the timing models developed in Part II, Part III develops new transforma-
tions that signif cantly extend the scope of existing physical synthesis optimization.
Chapter VI describes a new physical synthesis optimization for gate cloning that
improves worst slack by estimating interconnect delay using the linear delay model
described in Chapter III. Chapter VII integrates retiming, placement, cloning and
static timing analysis into a unif ed mixed integer-linear program (MILP) that scales
to circuits over 10 times larger than those presented in Chapters III and V. We ap-
ply the techniques in these chapters to larger circuits using partitioning in Chapter
VIII. In Chapter IX, we combine these techniques into a single methodology for
application to large, high-performance designs.
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CHAPTER II
State of the Art in Physical Synthesis
Physical synthesis is a multi-phase optimization process performed during IC design
to achieve timing closure, though area, routability, powerand yield must be optimized
as well. Individual steps in physical synthesis, called transformationsare invoked by dy-
namic controller functions in complex sequences called design flows(EDA f ows). Trans-
formations rely on abstract delay models to analyze timing requirements and guide opti-
mization, as illustrated in Section 2.3. Finally, we describe recent evolution of require-
ments for physical synthesis and discuss current trends.
2.1 Progression of a Modern Physical-Synthesis Flow
The physical design of a semiconductor chip begins when the design’s architect for-
malizes plans for different components. This plan may include partitioning the function-
ality into hierarchical blocks, setting performance constraints, or counting the occurrences
of particular functional units such as memories. Designers then write hardware descrip-
tion language (HDL) code to describe the behavior of the chip in a manner that can be
synthesized in hardware. Logic synthesis is responsible for translating the HDL code into


















Figure 2.1: Major stages of physical design include f oorplanning and logic synthesis, fol-
lowed by physical synthesis beginning with global placement, and f nishing
with routing and design for manufacturing. Physical synthesis can be iterated
with modif ed parameters to improve the result, however, this f ow does not
always converge to an acceptable solution.
netlist produced by logic synthesis, f oorplanning begins to def ne the area of the chip and
embed the circuit blocks into those physical boundaries. Figure 2.1 illustrates this pro-
cess in a f ow chart. After f oorplanning, the design enters the physical synthesis phase,
beginning with global placement. Recent publications [7, 8] describe the major phases of
physical synthesis which can be brief y summarized as follows:
1. Global placement. Computes non-overlapping physical locations for gates. Typi-
cally optimizes half-perimeter wirelength (HPWL) or weighted HPWL. During this
phase, usually some amount of detailed placement is done, and legalization is called
to ensure a legal optimization result.
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2. Electrical correction. Fixes capacitance and slew rate violations using gate sizing
and net buffering.
3. Legalization. An incremental placement capability that removes overlaps caused
by circuit optimization with minimal disturbance to placement and timing.
4. Timing analysis. Assesses the speed of the design and determines if performance
targets are met. Among other metrics, this phase determines the slackof every path
in the circuit, which is the difference between the clock period and how long it takes
a signal to traverse the path.
5. Detailed placement.Moves gates to further reduce wirelength and improve timing.
In this phase it is possible to do timing-drivendetailed placement wherein timing
information is explicitly considered when optimizing gate placements.
6. Critical-path optimization. At this point one can identify most-critical paths and
can invoke a variety of techniques to increase the slack of the worst timing viola-
tions. These techniques include buffering, gate sizing, logic restructuring, etc. [112].
Figure 2.2 illustrates critical path optimizationwith an arrow pushing the worst paths
toward increasing slack.
7. Slack-histogram compression.When improvements on most-critical paths are no
longer possible, one can improve the other paths that are less critical, but still violate
timing constraints. The goal is to compressthe slack histogram by reducing the total
number of paths that fail to meet timing constraints. Figure 2.2 illustrates slack-











Figure 2.2: During physical synthesis ref nement, optimization is f rst applied to most-
critical paths, then different optimizations are used to reduce the total number
of critical paths.
The f ow can be repeated with net weighting and timing-driven placement for the f rst
stage to potentially improve results.
With any particular f ow of optimizations, at a high level, one can think of physical
synthesis as progressing with increasing detail and accuracy over time, but with reduced
scope and magnitude of change, as shown in Figure 2.3. For example, during global
placement, physical synthesis changes the location of all movable cells in a design but
usually optimizes weighted wirelength, which is a crude model of circuit timing. Later
in physical synthesis, buffers may be inserted to optimize a long wire using an Elmore
interconnect-delay model with Steiner-tree estimates. As the design starts to converge,







Figure 2.3: In physical synthesis f ows, the amount of change to the design is large in early
phases and reduces quickly in later phases. Timing models become more ac-
curate as the f ow progresses. This trade-off is necessary because using the
highest accuracy of analysis while making large changes to the design is too
expensive. (a) An ideal physical synthesis f ow that gradually reduces the size
of changes as it increases accuracy. (b) A more realistic example f ow with
two global placement steps that move every gate in the design, and ref nement
stages that apply local optimizations to one object at a time. Accuracy is in-
creased in discrete steps.
After physical synthesis, clock networks are formed by inserting clock buffers and
routing clock nets. Next, signal nets are routed, f rst by global routing then by detailed
routing. After routing, some optimization is usually necessary to f x any timing degrada-
tions. Finally, the design is optimized for the manufacturing process to increase the yield
of functional chips.
2.2 The Controller / Transformation Approach
With a trend toward larger fractions of critical path delay in interconnect rather than in
gates, it is essential for logic synthesis to be aware of physical information. A recent de-
velopment, physical synthesis optimization f ows address this challenge with an approach
that integrates logic synthesis and physical design optimizations into a single tool.
Physical synthesis tools read a circuit that satisf es timing constraints assuming opti-
mistic timing estimates, based on zero wire loadmodels. The f rst step is to run global
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wire-length driven placement, followed by the other steps introduced in Section 2.1. In
each of the remaining phases, local transformationsare applied to the netlist. Transforma-
tions such as buffer insertion, gate resizing, and detailed placement are applied to improve
performance metrics such as timing, power consumption and yield. The decision as to
which part of the netlist will be optimized is left to a controller, which has a focus such as
the most critical nets, all critical nets, or non-critical gates. As the controller proceeds, it
can call a timing analysis tool for incremental updates to provide the transformation with
fresh timing data to guide its progress. In this way one can target optimizations to problem
areas and produce a f ow which converges on a well optimized design.
2.3 Circuit Delay Estimation
Historically, wirelength was used as a coarse metric for optimizing timing and routabil-
ity during layout synthesis. Eff cient algorithms have been developed to compute and opti-
mize many different wirelength calculations, including half-perimeter wirelength (HPWL),
quadratic net length, rectilinear Steiner-minimal tree (RSMT) length [27,92,106]. At tech-
nology nodes larger than 250nm interconnect delay was a negligible fraction of total path
delay, and merely minimizing wirelength was suitable for optimizing design performance,
but this has changed. It is now necessary to consider the delay of connected wires when
choosing the location of a gate. Similarly, when estimating the delay of a gate, one must
consider the capacitance of nets it drives in addition to the gates, as well as the slew rate of
the input signals. Various models are used to abstract these delay calculations into an ana-
lytical form so that they can be eff ciently optimized. We discuss several such abstractions
in the following sections.
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Elmore delay. Elmore delay is a simple and eff cient way to f nd the delay through a
net. To compute Elmore delay of a net proceed from the sinks of a net toward the root,
summing the resistance of the current segment times the downstream capacitance. This
approach assumes the net is has a tree topology, which is true for virtually every signal
net in digital logic. An RSMT of a net will be computed for the purposes of f nding
the Elmore delay through the net. This model is known to have some pessimism, but
provides suitable accuracy to guide optimization in the sense that reducing Elmore de-
lay usually results in a reduction in actual delay [10]. For example, this model could be
used to eff ciently estimate the delay impact of moving a gate during detailed placement.
More recent works have improved upon the accuracy of the Elmore delay model. The
authors of [2] improve the accuracy of Elmore delay by f tting curves to HSpice data with
technology-specif c parameters while maintaining a closed-form equation for delay. In ad-
dition, several technology-independent, closed-form equations for computing RC network
delay were shown to have a low error while being relatively easy to implement [9, 11].
Buffered path delay. Buffering has become indispensable in timing closure and cannot
be ignored during interconnect delay estimation [6, 29, 101]. Therefore to calculate new
locations of movable gates, one must adopt a buffering-aware interconnect delay model
that accounts for future buffers. We found that the linear delay model described in [6, 79]
is suited to physical synthesis applications. In this model, the delay along an optimally
buffered interconnect is




where L is the length of a 2-pin buffered net,Rb and Cb is the intrinsic resistance and input
capacitance of buffers and gates while R and C are unit wire resistance and capacitance
respectively. This model is described in more detail in Chapter III.
Empirical results in [6] indicate that Equation II.1 is accurate up to 0.5% when at least
one buffer is inserted along the net.
Slew rate propagation. One of the most costly computations in timing analysis is
propagating the slew rate of a signal through the circuit. However, changes in slew rate
typically do not propagate beyond a small number of logic levels. In order to mitigate the
runtime expense of accurate slew rate computation, an abstraction called pin-slew mode
can be used. In path-slew mode, all slew rates are propagated through all wires and logic
to compute the slew rate at a given point in the circuit. In pin-slew mode, the slew rate at
a given point is computed by looking at the previous logic stage, and asserting a default
slewrate on its input signals. The slew rate is then propagated through that gate and its
output net to f nd the slew rate at the given point. The default slew rate may be provided
as input, or computed as the average slew rate throughout the circuit. Leveraging pin-slew
mode, one can create models which are accurate, but also smaller in scope.
2.4 Current Trends in Physical Synthesis
Physical synthesis is transitioning from a novelty into a mature and highly-integrated
capability required of industrial EDA f ows. During this transition, the challenges in phys-
ical synthesis and greatest possibilities for improvement correspond to the following key
trends.
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Increased interaction with timing. With advancing technology nodes, increasingly
aggressive and complex transformations are prone to cause inadvertent timing degrada-
tions. An increasing number of transformations have been developed that are aware of
their impact on timing, congestion, wirelength, and other design performance metrics, and
are capable of reversing actions that do unwanted harm.
Transformations already exist in state-of-the-art physical synthesis f ows to optimize
the performance of a handful of gates and nets under several known timing models, includ-
ing black-box models and exhaustive search. One consequence of this level of maturity is
that it is not likely, for example, that adding a new algorithm to repower one gate at a time
while considering its neighbors’ timing will improve the results of a modern physical syn-
thesis f ow. However, improvement is possible by increasing the scope or accuracy of such
optimizations. This includes increasing the number of objects optimized simultaneously,
increasing the number of objectives in the optimization, and improving the delay models
used. Making these extensions affordable by decreasing their computational complexity
is a key challenge addressed in this work.
Early, accurate analysis. Nearly every physical design objective entails a chicken-
and-egg problem between analysis and optimization. For example, placement must choose
non-overlapping locations for gates such that worst slack is optimized but accurate static
timing analysis (STA) requires the locations of gates to compute timing slack. This pattern
repeats with such top-tier physical design metrics as timing, power, routability and yield.
Traditionally, iteration-based f ows have been used to break the chicken-and-egg cycle,
leveraging the previous analysis to drive the subsequent optimization. This approach con-
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sumes considerable runtime, requires consistency of results from algorithms and is not
guaranteed to converge to an acceptable solution. Instead, iteration cycles can be reduced
or eliminated by creating fast analysis tools that accurately estimate key performance met-
rics during optimization and can quickly adjust estimates after incremental changes. Such
an approach presumes a high level of integration between analysis and optimization tools,
which requires a carefully designed software infrastructure. Improving the accuracy of
such predictors and estimators as well as creating new ones presents a challenge in phys-
ical synthesis. Our work leverages accurate analysis techniques in new physical synthesis
transformations that perform more comprehensive optimization of large, complex designs
than existing transformations.
Large, complex designs. Moore’s law describes the periodic doubling of transistor
density in integrated circuits due to rapid improvements in manufacturing technology. At
each new technology node, there are more transistors available in the same chip area and
individual transistors are smaller than before. As of the writing of this dissertation, 45nm
CPUs are widespread, 32nm ICs are commercially available, and 22nm designs are in
early stages of development. New challenges stem from these trends as semiconductor
technology approaches fundamental limits to circuit operation.
Some modern ICs contain over a billion transistors. Designing such a complex system
presents enormous challenges in physical design. Perhaps the most obvious challenge is
the overbearing amount of design effort required to complete such a design. Improvements
in productivity due to automation have not kept pace with the rate of growth in the number
of transistors on-chip. Hence, this productivity gapis a growing problem — fundamen-
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tal improvements in automation or an increasing number of engineers will be required to
complete the largest designs in future technologies. Our research will develop new trans-




Local Physical Synthesis and Necessary
Analysis Techniques
CHAPTER III
Buffer Insertion During Timing-Driven Placement
Physical synthesis tools are responsible for achieving timing closure. Starting with
130nm designs, multiple cycles are required to cross the chip, making latch placement
critical to success. We present a new physical synthesis optimization for latch placement
called RUMBLE (Rip Up and Move Boxes with Linear Evaluation) that uses a linear tim-
ing model to optimize timing by simultaneously re-placing multiple gates. RUMBLE runs
incrementally and in conjunction with static timing analysis to improve the timing for crit-
ical paths that have already been optimized by placement, gate sizing, and buffering. The
contributions in this chapter improve the detailed placement and critical path optimization


















Figure 3.1: The contributions in this chapter improve the state of the art in critical path
optimization and timing-driven detailed placement.
3.1 Introduction
Physical synthesis is a complex multi-phase process primarily designed to achieve tim-
ing closure, though power, area, yield and routability also need to be optimized. Starting
with 130nm designs, signals can no longer cross the chip in a single cycle, which means
that pipeline latchesneed to be introduced to create multi-cycle paths. This problem be-
comes more pronounced for the 90-, 65- and 45-nanometer nodes, where interconnect
delay increasingly dominates gate delay [48]. Indeed, for high-performance ASIC scaling
trends, the number of pipeline latches increases by 2.9× at each technology generation,
accounting for as much as 10% of the area of 90nm designs [28] and as many as 18%
of the gates in 32nm designs [101]. Hence, the proper placement of pipeline latches is a
growing problem for timing closure.
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The choice of computational techniques for latch placement depends on where this
optimization is invoked in a physical synthesis f ow. In Chapter II we described the major
phases of physical synthesis: global placement, electrical correction, legalization, timing
analysis, detailed placement, critical-path optimization and compression, which may be
iterated with timing-driven placement to improve solution quality. We argue that pipeline
latches should be placed only after some amount of timing analysis and optimization.
Figure 3.2(a)-(d) illustrates the complications of using existing global placement tech-
niques to solve the latch placement problem for a single two-pin net. Assume that, for all
four f gures, the source A and sink B are f xed in their respective locations, and that global
placement must f nd the correct location for the latch. This example is representative of
situations in which a f xed block in one corner of the chip must communicate with a block
in the opposite corner, but signal delay inevitably exceeds a single clock period. All four
placements have equal wirelength, therefore unless global placement is timing driven, the
placement of the latch between A and B is arbitrary. Consider the following scenarios:
• Suppose the placement tool chooses (a), which is the worst location for the latch. In
this case, the latch is so far from B that the timing constraint at B cannot be met.
This results in a slack on the input net (n1) of +5ns and a slack on the output net
(n2) of −5ns (even after optimal buffering).1
• With a second iteration of physical synthesis, timing-driven placement could try to
optimize the location of this latch by adding net weights. Any net weighting scheme
will assign a higher weight to net n2 than n1, resulting in a placement where the






































Figure 3.2: The placement of a pipeline latch impacts the slacks of both input and output
paths. A wirelength objective does not capture the timing effects of this sit-
uation, and with equal net weights a placer may choose the conf guration in
(a). In trying to f x this path, timing-driven net weighting would increase the
weight on net n2, and placement would then choose the conf guration in (b).
Placing the latch in the center as in (c) is also not an optimal approach. There
may be only a single optimal location as shown in (d).
latch is very close to B, as in (b). While the timing is improved, there now is a slack
violation on the other side of the latch with −3ns of slack on n1 and +3ns on n2.
• A global or detailed placer could use a quadratic wirelength objective to handle
these kinds of nets, giving the location (c), which, while better than (a) and (b), is
suboptimal.
• To achieve the optimal location with no critical nets (0 slack on n1 and n2), the latch
must be placed as shown in (d). In this case, there is only one location that meets
both constraints.
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This example suggests that wirelength optimization is not well-suited for latch place-
ment, especially when there is little room for error. Instead, one must be able to couple
latch placement with timing analysis and model the impact of buffering. The problem is
more complex in practice, and some aspects are not illustrated above. In particular, many
latches have buffer trees in the immediate fan-in and fan-out. Such complications pose
additional challenges that we address in this work. We make the following contributions.
• We show that a linear-wire-delay model is suff cient to model the impact of buffering
for the latch placement problem.
• We develop RUMBLE, a linear-programming-based, timing-driven placement al-
gorithm which includes buffering for slack-optimal placement of individual latches
under this model and show its effectiveness experimentally.
• We extend RUMBLE to improve the locations of individual logic gates other than
latches. Further, we show how to f nd the optimal locations of multiple gates (and
latches) simultaneously, with additional objectives. Incremental placement of mul-
tiple cells requires additional care to preserve timing assumptions, optimizing a set
of slacks instead of a single slack, while also biasing the solution towards placement
stability. We describe how RUMBLE handles these situations.
• We empirically validate proposed transformations and the entire RUMBLE f ow. We
show how these techniques can be used to signif cantly improve initial latch place-
ment in a reasonably optimized ASIC design. Our do-no-harmacceptance criteria
reject solutions if any quality metrics are degraded. This key feature facilitates the
use of RUMBLE later in physical synthesis.
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The remainder of this chapter is organized as follows. Section 3.2 discusses back-
ground and previous work. Section 3.3 describes the timing model we use in this work.
Section 3.4 describes how RUMBLE performs timing-driven placement. Section 3.5 de-
scribes the RUMBLE algorithm. Section 3.6 shows experimental results. Conclusions are
drawn in Section 3.7.
3.2 Background
Several approaches improve IC performance by modifying wirelength-driven global
placement through timing-based net weights [40, 50, 53, 59, 72, 80]. Such algorithms are
generally referred to as timing-driven placement, but the literature has not yet considered
the impact of buffering on latch placement during global placement. Due to the lack of
such algorithms, it is inevitable that some latches will be suboptimally placed during global
placement. Therefore, new algorithms are needed for post-placement performance-driven
incremental latch movement.
We introduce a high-level description of the incremental latch placement problem be-
low, and elaborate on its multi-move formulation in Section 3.4. Given an optimized
design and a small set of gates M , e.g., a single latch, f nd new locations for each gate in
M and new buffering solutions for nets incident to M such that the timing characteristics
of the design are improved.
While moving a poorly placed cell can improve adjacent interconnect delay, moving a
latch has special signif cance since it facilitates time-borrowing: reallocating circuit delay
from a longer (slow) combinational stage to a shorter (fast) combinational stage. This fact
offers a particularly signif cant boost to our basic approach, and is enhanced even further
27
when surrounding gates are also free to move.
An optimization that performs operations such as moving a gate or latch is called a
transformationusing the terminology of [112]. Transformations are designed to incre-
mentally improve design objectives such as timing. Other examples of transformations
include buffering a single net, resizing a gate, cloning a cell, swapping pins on a gate, etc.
The way transformations are invoked in a physical synthesis f ow is determined by the
controllers. For example, a controller designed for critical path optimization may attempt
a transformation on the 100 most critical cells. A controller designed for the compression
stage (see Section 3.1) may attempt a transformation on every cell that fails to meet its
timing constraints.
A controller has the option of avoiding transformations that may harm the design (e.g.,
generating new buffering solutions inferior to the original) and can then reject this solution.
This do no harmphilosophy of optimization has received signif cant recognition in recent
work [18, 88]. The RUMBLE approach adopts this same convention which makes it more
trustworthy in a physical synthesis f ow.
While no previous work has attempted to solve this particular problem, other solutions
do exist that may be able to help with the placement of poorly placed latches. The authors
of [122] propose a linear programming formulation that minimizes downstream delay to
choose locations for gates in f eld-programmable gate arrays (FPGAs). The authors of [26]
model static timing analysis (STA) in a linear programming formulation by approximating
the quadratic delay of nets with a piecewise-linear function. Their formulation’s objec-
tive is to maximize the improvement in total negative slack of timing end points. The
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authors of both approaches conclude that the addition of buffering would improve their
techniques [26,122]. When these transformations are applied at the same point in a physi-
cal synthesis f ow that we propose, they will be restricted by previous optimizations. When
applied somewhat earlier (e.g., following global placement) they are incapable of certain
improvements. Namely, downstream optimizations, such as buffer insertion, gate sizing,
and detailed placement may invalidate the optimality of latch placement. Therefore our
technique focuses on the bad latch placements that we observed in large commercial ASIC
designs after state-of-the-art physical synthesis optimizations.
3.3 The RUMBLE Timing Model








Figure 3.3: A poorly-placed latch with buffered interconnect. In this case, the buffer must
be moved or removed in order to have the freedom to move the latch far enough
to f x the path.
Figure 3.3 shows an intuitive example of the problemwhen we try to f nd new locations
for movable gates. Similar to Figure 3.2, the latch has to be moved to the right to improve
timing. However, since the latch drives a buffer which is placed next to it, we must move
the buffer in order to improve the slack of the latch. Other challenges in latch placement
are illustrated by Figure 3.4. At the same time, the optimal new location of the latch
depends on how the input and output nets are buffered. As a result, the optimal approach
is to simultaneously move the latch and perform buffering, but this is computationally
prohibitive because a typical multiple-objective buffering algorithm runs in exponential
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(a) (b) (c) (d)
Figure 3.4: The layout in (a) has a poorly-placed latch, and existing critical path optimiza-
tions do not solve the problem. Repowering the gates may improve the timing
some in (b), but if it cannot f x the problem, the latch must be moved. Moving
the latch up to the next buffer, shown in (c), does not give optimization enough
freedom. If we move the latch but do not re-buffer in (d), timing may degrade.
Figure 3.12(d) shows the ideal solution to this problem.
time. As mentioned in Section 3.1, we propose a sequential approach in which we f rst
compute the new locations for a selected set of movable gates based on timing estimation
considering buffers. Then, buffering is applied to the input and output nets of the selected
movable gates. Being practical, effective and eff cient, this approach can be integrated
into a typical VLSI physical synthesis f ow. The calculation of optimal movement uses a
simple but effective buffered-interconnect delay model, which is discussed next.
Linear buffered-path delay estimation. Buffering has become indispensable in tim-
ing closure and cannot be ignored during interconnect delay estimation [6,29,101]. There-
fore to calculate new locations of movable gates, one must adopt a buffering-aware inter-
connect delay model that accounts for future buffers. Consider the problem of estimating
the delay of an optimally-buffered net of arbitrary length L. We brief y review an an-
alytical delay model that is well-suited to this purpose [6, 79]. Consider the delay of a
long chain of buffers as shown in Figure 3.5(a). Suppose there are k buffers driving wire








Figure 3.5: (a) A model for buffered interconnect. Γ describes the optimal distance be-
tween buffers on a two-pin net. (b) A corresponding RC-network of a single
buffer driving a wire segment. Rb and Cb represent the intrinsic resistance and
gate capacitance of the buffer while R and C represent the per-unit resistance
and capacitance of a metal wire.
buffer is negligibly small, then Γ = L
k
. Assume that each buffer and wire segment it drives
is modeled by the RC-network in Figure 3.5(b). Then the delay of the whole chain of














Where L is the length of a 2-pin buffered net, Rb and Cb are the intrinsic resistance and
input capacitance of buffers and gates while R and C are unit wire resistance and capaci-
tance respectively.
The model is further simplif ed by assuming continuous gate sizes and placement sites.













By subtituting Equation III.3 into Equation III.1 we can simplify the calculation of delay
to the following.
delay(L) = L(RbC + RCb +
√
2RbCbRC) (III.4)
Note that this equation is linear in terms of L.
Empirical results in [6] indicate that Equation III.4 is accurate up to 0.5%when at least
one buffer is inserted along the net. Furthermore, our own empirical results in Section 3.6
suggest a 97% correlation between this linear delay model and the output of an industry
timing-analysis tool.
The timing graph. In RUMBLE, a set of movable gates is selected, which must
include f xed gates or input/output ports to terminate every path. Fixed gates and I/Os
help formulate timing constraints and limit the locations of movables. In Figure 3.6(a), we
assume that new locations have to be computed for the latch and the two OR gates, while
all NAND gates are kept f xed.
In the timing graph, each logic gate is represented by a node, while a latch is repre-
sented by two nodes because the inputs and outputs of a latch are in different clock cycles
and can have different slack values. Each edge represents a driver-sink path along a net
and is associated with a delay value which is linearly proportional to the distance between
the driver and the sink gate. In other words, we decompose each multi-pin net into a set of
two-pin edges that connect the driver to each sink of the net. This simplif cation is crucial
to our linear delay model and is valid because the linear relationship can be preserved for
the most critical sinks by decoupling less-critical paths with buffers [6]. Therefore the
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(a) (b)
Figure 3.6: (a) An example subcircuit and (b) corresponding timing graph used in RUM-
BLE. The AATs or RATs of unmovable objects (squares) are considered
known. STA is performed on movable objects (round shapes).
two-pin edge model in the timing graph can guide the computation of new locations for
the movable gates.
In the timing graph, an edge which represents a timing arc is created only for (1)
each connection between the movable gates, and (2) each connection between a movable
gate and a f xed gate. This is because we only care about the slack change due to the
displacement of movable gates. For the subcircuit in Figure 3.6(a), the resultant timing
graph is shown in Figure 3.6(b).
For each f xed gate, we assume that the required arrival time (RAT) and the actual
arrival time (AAT) are f xed. The values of RAT and AAT are generated by a static timing
analysis (STA) engine using a set of timing assertions created by designers. An in-depth
exposition of STA can be found in [77, 98] along with algorithms to generate RAT and
AAT. A movable latch corresponds to two nodes in the timing graph, one for the data
input pin and one for the output pin. For the input pin, the RAT is f xed based on the clock
period. Similarly, the AAT is f xed for the latch’s output pin. Based on all the f xed RAT
and AAT at f xed gates and latches, the AAT and RAT are propagated along the edges
according to the delay of the timing arcs. The values of AAT are propagated forward to
33
(a) (b) (c)
Figure 3.7: In many subcircuits there are multiple slack-optimal placements. In RUMBLE
we add a secondary objective to minimize the displacement from the original
placement. This helps to maintain the timing assumptions made initially and
reduces legalization issues. (a) shows the initial state of and example subcir-
cuit, (b) a slack-optimal solution commonly returned by LP solvers, all opti-
mal solutions lie on the dotted line and (c) a solution given by RUMBLE that
maximizes worst-slack then minimizes displacement.
fan-out edges, adding the edge delay to the AAT. On the contrary, RATs are propagated
backward along the fan-in edges, subtracting the edge delay from the RAT values. Details
of edge delay, RAT and AAT calculation in our algorithm are covered in Section 3.4.
3.4 Timing-Driven Placement with Buffering
The goal of RUMBLE is to f nd new locations for movable gates in a given selected
subcircuit such that the overall circuit timing improves. Therefore we maximize the min-
imum (worst) slack of source-to-sink timing arcs in the subcircuit. In contrast to other
objectives used in previous work, we select this objective because we are targeting critical-
path optimization. Hence, we prefer 1 unit of worst-slack improvement over 2 units of
slack improvement on less-critical nets. Below we introduce the timing-driven placement
technique in RUMBLE that directly maximizes minimum slack. In the following place-
ment formulation we account for the timing impact of our changes by implicitly modeling
static timing analysis in our timing graph. In this work, we estimate net length by the











Figure 3.8: (a) A timing arc nu,v connecting an arbitrary gate u to an arbitrary gate v. (b)
The RAT of a gate g is the minimum of RATs of the outputs of g. (c) The AAT
of a gate g is the maximum of AATs of the inputs of g.
models are possible, but may complicate optimization.
Problem formulation. Consider the problem of maximizing the minimum slack of a
given subcircuit G with some movable gates and some f xed gates, or ports. Let the set
of nets in the subcircuit be N = n0, n1, . . . , nh. Let the set of all gates in the subcircuit
(movable and f xed) be G = g0, g1, . . . , gf . Let the set of movable gates in the subcircuit
(a subset of G) be M = m0, m1, . . . , mk. τ is a technology dependent parameter that is






The following equations govern static timing analysis and are used in the next section. A
timing arc is specif ed for a given net n driven by gate u and having sink v as nu,v, as
illustrated by Figure 3.8(a). The delay of a gate g is Dg.
The calculation of Required Arrival Time (RAT) and Actual Arrival Time (AAT) of a
gate for combinational circuits shown in Figure 3.8 are computed as follows.
The RAT of a combinational gate g
Rg = min
oj :0≤j≤m
{Roj − τ ∗ HPWL(ng,oj)−Dg} (III.6)
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The AAT of a combinational gate g is
Ag = max
ij :0≤j≤l
{Aij + τ ∗ HPWL(nij ,g) + Dg} (III.7)
Given a clocked latch r, we assume for simplicity that the RAT (Rr) and AAT (Ar) are
f xed and come from the timer. Unclocked latches are treated similarly to the combina-
tional gates above.
The slack of a timing arc np,q connecting two gates (combinational or sequential, mov-
able or f xed) p and q is
Snp,q = Rq − Ap − τ ∗ HPWL(np,q) (III.8)
The RUMBLE linear program. We def ne a linear program to maximize the mini-
mum slack S of a subcircuit as follows.
VARIABLES:
For each movable object m in M we def ne two independent variables representing the




In terms of these locations, we def ne the bounding box of each net n using four new









Given a gate m, the actual arrival time at the output of m is def ned using the variable
Am
The required arrival time at the input of the gate m is similarly def ned using the variable
Rm
The slack of each net n is def ned using the variable
Sn
The minimum slack of all Sn variables is computed using the variable
S
OBJECTIVE: Maximize S
CONSTRAINTS: For every gate gj on net ni
Unix ≥ β
gj





x , Lniy ≤ β
gj
y (III.10)
For every movable gate mi and sink it drives gj via net nk
Rmi ≤ Rgj − τ ∗ (Unkx − Lnkx + Unky − Lnky )−Dg (III.11)
For every movable gate mi and gate gj that drives one of its inputs via net nk
Ami ≥ Agj + τ ∗ (Unkx − Lnkx + Unky − Lnky ) + Dg (III.12)
For every timing arc in the subcircuit np,q associated with net ni

















Figure 3.9: (a) An example subcircuit with an imbalanced latch whose worst-slack cannot
be improved. Nevertheless, it is possible to improve timing of the latch while
maintaining slack-optimality. By including a TNS component in the objective,
the total negative slack can be reduced, as shown in (b).
For each net ni:
S ≤ Sni (III.14)
Extensions to minimize displacement. The linear program of RUMBLE is def ned
to maximize the minimum slack of a subcircuit. Additional objectives can be considered
as well, such as total cell displacement, which sums Manhattan distances between cells’
original and new locations. We subtract the minimum slack objective from a weighted
total cell displacement term to avoid unnecessary cell movement. The weight Wd for
the total cell displacement objective is set to a small value. Therefore the weighted to-
tal displacement component is used as a tie-breaker and has little impact on worst-slack
maximization. Instead, the combined objective is maximized by a slack-optimal solution
closest to cells’ original locations. During incremental timing-driven placement, minimiz-
ing total cell displacement encourages higher placement stability and often translates into
fewer legalization diff culties.
Figure 3.7 shows an example of the RUMBLE formulation with and without the total
displacement objectives. The only movable object in Figure 3.7(a) is the latch. An input
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net n1 and an output net n2 are connected to the latch with slacks−2 and +2 respectively.
Figure 3.7(b) shows the optimal LP solution without the total displacement objective. The
Manhattan net length of n1 is reduced from 20 to 18, and the net length of n2 is increased
from 20 to 22. This improves the worst slack of the subcircuit from −2 to 0. However, the
latch moves a large distance. Figure 3.7(c) illustrates that including the total displacement
objective may preserve optimal slack, while minimizing latch displacement.
In order to minimize displacement by adding a new objective, we introduce the fol-
lowing variables and constraints to the linear program.
DISPLACEMENT VARIABLES:
Given a gate m, def ne the upper bounds on the new and original coordinates in the x and




Similarly def ne the lower bounds on the new and original coordinates in the x and y




Then, in terms of φ and ω we def ne the displacement of the gate m in the x and y dimen-





For every movable gate mi, αmix and αmiy denote the original x and y coordinates. The
upper and lower bounds of the new and original coordinates φ and ω in each dimension
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are:
φmix ≥ βmix , ωmix ≤ βmix
φmiy ≥ βmiy , ωmiy ≤ βmiy
φmix ≥ αmix , ωmix ≤ αmix
φmiy ≥ αmiy , ωmiy ≤ αmiy
(III.15)
The displacements δmi for a movable gate mi are def ned as
δmix = φ
mi
x − ωmix , δmiy = φmiy − ωmiy (III.16)
Extensions to improve the slack histogram. The minimum slack is the worst slack in
a subcircuit. For two subcircuits with identical worst slack, it is possible that one subcircuit
has few critical paths with worst slack while the other one has many. A timing optimiza-
tion has to improve both the worst slack and the overall total threshold slack (TTS) in a
subcircuit. TTS is def ned as the sum of all slacks below a threshold. If the slack threshold
is zero, TTS is equivalent to the total negative slack. With the minimum slack as the only
objective, a small improvement in the worst slack may cause a large TTS degradation.
Therefore we must add a TTS component to the optimization objective. The balance be-
tween the minimum slack and the TTS is controlled by a parameter Wf , which is set to a
relatively small value because the worst slack objective is more important.
Figure 3.9 shows another scenario where the TTS component may help. During opti-
mization, it may not be always possible to improve the minimum slack of the subcircuit.
In that case, we can still reduce the number of critical cells by improving the TTS. In Fig-
ure 3.9, there are three movables in the subcircuit. The minimum slack of the subcircuit
is −20, and it is not possible to improve the minimum slack by moving any of the gates.
With the additional TTS component in the objective, the TTS of the subcircuit is improved
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from −90 to −85, as shown in Figure 3.9(b).















where Ts is the small slack threshold used to compute the TTS. We have earlier assumed
Wf and Wd to be small, with Wd < Wf . In our implementation we set Wf to 0.005
times the absolute value of the average slack in the subcircuit, and we set Wd to 10−6.
These additional terms change the optimal region, but because the weights are so small
the combined optimal region is very near the slack-optimal region.
Preserving the TTS objective. The primary goal of the RUMBLE linear program as
presented in previous sections is to maximize the worst slack of the subcircuit. We def ne
two additional objectives — one preserves the initial solution as much as possible, the
other can improve the slack histogram when the worst slack cannot be further improved.
However, it is possible that in order to improve a single worst slack path, multiple paths
may degrade to the point of being critical. If RUMBLE is deployed late enough in a physi-
cal synthesis f ow, the corresponding TTS degradation may be undesirable. To address this
problem, we have devised an additional constraint that can prevent this type of TTS degra-
dation, but may restrict improvement in worst slack. When TTS should not be degraded,
we add the following constraints to the RUMBLE linear program to preserve TTS.
For each net nk whose slack is greater than the slack threshold Ts, add the following
41
constraint.
Snk ≥ Ts (III.18)
This addition may over-constrain the linear program, in which case it is not possible to
improve the worst slack without harming TTS.
3.5 The RUMBLE Algorithm
In this section we discuss the details of the RUMBLE algorithm, which employs the
linear program from the previous section to incrementally improve the timing of poorly
placed latches.
Subcircuit selection. RUMBLE identif es imbalanced latches, which we def ne as
those that exhibit positive slack on their inputs and negative slack on their outputs (or vice
versa). As illustrated in Figure 3.2, the movement of any such imbalanced latch has the
potential to improve timing, even if all surrounding cells are held f xed. More generally,
however, the neighbors and extended neighbors of the targeted latch may also be included
to form a setM of movable cells. In our technique, shown in Figure 3.11, we adopt a basic
N-hop neighborhood approach, where any gate within N steps of the imbalanced latch is
included in the set of movable cells. This requires both a forward sweep (to collect sinks)
and a backward sweep (to collect sources), which are performed in tandem. Those cells
that are N + 1 steps away from the latch form a set P of f xed peripheral nodes.2
In contrast to prior work that has assumed operation within a pre-buffering stage, our
subcircuit selection algorithm must address the presence of buffers. These buffers will
2Variations on this theme, such as metrics that incorporate the degree of neighbors’ criticality [69, 122]














Clock Period = 20
(a) (b) (c)
Figure 3.10: Modeling feedback paths within logic requires a new type of gate. Pseudo-
movable gates have timing values that depend on the timing values of neigh-
boring gates, but they cannot be moved. (a) Ignoring the presence of feedback
paths is overly pessimistic, and it appears that the timing of the latch cannot
meet its constraints. (b) Making the f xed gates along a feedback path pseu-
domovable allows the latch to meet its timing constraints, but doing only this
can lead to the wrong placement. (c) Including all gates connected to pseu-
domovables as f xed timing points properly models the problem as a convex
subcircuit.
be encountered in our neighborhood selection algorithm, as they are part of the current
logic; however, since it is presumed that they would be ripped up when new locations are
determined (a critical assumption that makes our linear-delay model possible), we must
prevent their inclusion in our model of the subcircuit. Therefore, when fetching adjacent
gates, we transparently skip these buffers and omit them from the set M . The recursive
functions TRUE-SOURCE() and TRUE-SINK() in Figure 3.11 provide this additional level of
indirection, returning only those combinational gates that ref ect the logical structure of
the subcircuit. Buffers are removed and reinserted on adjacent nets by a state-of-the-art
buffer insertion algorithm after RUMBLE moves gates.
Feedback paths. As noted in [122], the process of extracting gates to form a subcircuit
may suffer from complications when subpaths of combinatorial logic between peripheral
nodes are not modeled. These subpaths introduce additional timing constraints that, if left
absent from the model, could invalidate the optimality of the solution.
To illustrate, consider the example in Figure 3.10, in which a single latch has been
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BUILD-SUBCIRCUIT-FROM-SEED
 Input: Latch L , int N -hops










 Input: Latch L , int N -hops
 Output: Set movables
1 inputs = input -fringe = {L}
2 outputs = output -fringe = {L}
3 for i = 1 .. N -hops
4 input -fringe =
⋃
(
GET-INPUTS(input ∈ input -fringe)
)
5 output -fringe =
⋃
(
GET-OUTPUTS(output ∈ output -fringe)
)
6 inputs = inputs
⋃
input -fringe
7 outputs = outputs
⋃
output -fringe




 Input: Set movables
 Output: Set pseudo
1 pseudo = ⊘
2 do
3 Set fan in = INPUT-CONE(movables
⋃
pseudo)
4 Set fan out = OUTPUT-CONE(movables
⋃
pseudo)






- movables - pseudo
6 pseudo = pseudo
⋃
pseudo′
7 while pseudo′ 6= ⊘
BUILD-FIXED-FROM-CORE
 Input: Set core
 Output: Set fixed
1 fixed = ⊘
2 for eachGate G ∈ core
3 Set neighbors = GET-INPUTS(G)
⋃
GET-OUTPUTS(G)




 Input: Gate G
 Output: Set inputs
1 S = ⊘
2 for eachpin ∈ IN-PINS(G)





 Input: Gate G
 Output: Set outputs
1 S = ⊘
2 for eachpin ∈ OUT-PINS(G)





 Input: Pin p
 Output: Gate source
1 Net net = NET(p)
2 GateG = DRIVER(net)
3 unlessIS-BUFFER(G)
4 return G
5 p = IN-PIN(G)
6 return TRUE-SOURCE(p)
TRUE-SINKS
 Input: Pin p
 Output: Set sinks
1 Net net = NET(p)
2 Setdriven = DRIVEN(net )
3 S = ⊘
4 for each GateG ∈ driven
5 if IS-BUFFER(G)
6 p = OUT-PIN(G)
7 S ′ = TRUE-SINKS(p)
8 elseS ′ = G




Figure 3.11: Subcircuit selection transparently skips buffers when building a neighborhood
of movable gates, and requires detection of pseudomovables.
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selected as a movable gate. After collecting its inputs and outputs, a simple subcircuit
is constructed as shown in Figure 3.10(a), with the two endpoints shown selected as f xed
gates. With the timing constraints as given in the f gure, an optimal solution to this problem
will place the latch equidistantly from both endpoints to ensure that the slacks on either
side are balanced. However, consider a scenario where a feedback path exists from the
output to the input, as shown in Figure 3.10(b); in such an event, the RAT of the output
and the AAT of the input are dependenton the location of the latch. If this dependency is
modeled, the solution may be biased toward one of the two neighbors. We loosely refer
to these neighbors as pseudomovablegates. Although timing must be propagated through
them (as it is for movable gates), their physical locations may be f xed.
Pseudomovables are collected by intersecting the transitive cones of logic between in-
puts and outputs to detect feedback paths, as shown in the pseudocode of Figure 3.11.3 To
ensure accuracy, the inputs and outputs of pseudomovables themselves must be bounded
by f xed endpoints, as shown illustrated in Figure 3.10(c). These fringe nodes completely
isolate the timing of the resulting convexsubcircuit from outer cones of logic.
The do-no-harm philosophy. After gates are moved, it is likely that timing has de-
graded due to, for example, a capacitance violation on a long wire. The subcircuit must be
examined, and its interconnect improved through physical synthesis optimizations, which
might include gate-sizing and buffer-insertion for delay or electrical considerations on
nets.
Even though the linear program of Section 3.4 can be solved optimally, it does not
3To improve runtime, one can limit the depth of these cones to a reasonably small constant, as opposed
to the exhaustive expansion in [18].
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(a) (b) (c) (d)
Figure 3.12: The RUMBLE algorithm proceeds by (a) selecting a subcircuit to work on.
An LP is formulated and solved, with movable gates being relocated as shown
in (b). Existing repeater trees are no longer appropriate, and are subsequently
removed in (c). Finally, the nets are re-buffered, forming the f nal subcircuit
shown in (d).
account for all the complexities of interconnect optimization. The linear program is an ab-
straction of the subcircuit timing that models physical synthesis optimizations (e.g., virtual
buffering) by prorating wire delay constants based on upcoming physical synthesis opti-
mizations. Despite the high correlation to more accurate timing models in experimental
results, the RUMBLE model ignores certain constraints and legalizing its solution might
result in a timing degradation. For example, nets can cross blockages or congested regions
with no nearby legal locations. As a result, legalization could create a timing degradation.
When running RUMBLE in our physical synthesis f ow, we mitigate the harmful ef-
fects of legalization by f nding legal locations for gates and buffers when moving or insert-
ing them. Insisting on legal locations can also contribute to a degradation not anticipated
by the RUMBLE model. Fortunately, RUMBLE can examine the timing implications of
its changes before committing to them. It simply stores the initial state of the subcircuit,
and restores it if a timing degradation occurs. In this way, RUMBLE will do no harm
to the circuit by ensuring that whatever solution it keeps is no worse than what existed
before. Such safe delay optimizations are more easily inserted into physical synthesis
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f ows [18, 88].
The RUMBLE algorithm. Figure 3.13 shows pseudocode for the RUMBLE algo-
rithm, which assumes a set of movable gates given at input, and Figure 3.12 illustrates the
process. First, the subcircuit that is necessary for incremental placement is extracted (for a
single movable, we extract its one-hop neighborhood of input gates). During this process,
buffers are ignored (viewed as wires) as described in Section 3.5. Next, RUMBLE per-
forms timing analysis so as to measure timing improvement later. Line 3 stores the state
of the circuit (gates and nets) so as to possibly undo most recent transformations we are
considering. Once the initial state is safely stored, lines 4-6 use the linear program of Sec-
tion 3.4 to compute new gate locations, followed by buffer removal. If the model shows
improvement we continue. Buffers are inserted on line 8, and other physical synthesis op-
timizations could also be applied here (e.g, repowering, Vth assignment, etc.). Lines 9-12
measure improvement, and in the case of timing degradation, restores the initial solution.
3.6 Empirical Validation
RUMBLE is implemented in C++ (compiled with GCC 4.1.0) and integrated into an
industrial physical synthesis f ow. For our experiments, we examined an already optimized
130nm commercial ASIC with clock period 2.2ns and 3 million objects. We f rst exam-
ined the most critical latches and then f ltered out the ones where the latch was already
well placed. We use the algorithm from [5] to perform buffering after the cells have been
moved. In practice, the LP-solving technique from RUMBLE requires only 17 millisec-
onds; the buffering algorithm dominates the runtime (over 75%). Since the overall runtime
47
RUMBLE-ONE-LATCH
 Input: Gate movable
 Output: movable has optimized location and interconnect
1 subcircuit = BUILD-SUBCIRCUIT-FROM-SEED(movable , 0)
2 before-timing = MEASURE-TIMING(subcircuit)
3 initial -solution = CACHE-SUBCIRCUIT(subcircuit )
4 LP = new RUMBLE linear program for subcircuit
5 after -locs = SOLVE(LP )
6 SET-GATE-LOCATIONS(subcircuit , after -locs)
7 REMOVE-BUFFERS(subcircuit)
8 REINSERT-BUFFERS(subcircuit )
9 after -timing = MEASURE-TIMING(subcircuit)
10 if (after -timing worse than before-timing )
11 RESTORE-GATE-LOCATIONS(subcircuit, initial -solution)
12 RESTORE-INTERCONNECT(initial -solution)
Figure 3.13: The RUMBLE algorithm for moving one latch.
is dependent on the choice of the buffering algorithm we omit the (trivial) runtimes from
our tables. Note that the do-no-harm approachof Section 3.5 is applied to all experi-
ments, preventing timing degradation in our tables (i.e., a value of 0 appears in the imprv.
column).
Re-buffering in RUMBLE. Previously published LP techniques for timing-driven
placement do not allow for re-buffering during optimization. Instead, they are either ap-
plied before buffers have been inserted, or they do not differentiate the buffers from other
gates. Our f rst experiment is designed to show how important it is to rip up buffers before
replacing gates and subsequently rebuffering.
We modif ed our pseudocode in Figure 3.11 so that the function IS-BUFFER() always
returns false. The effect of this is to stop seeing throughthe buffers, and instead to con-
sider them f xed timing endpoints. This conf guration models the work of [122]. We then
calculate a new location for each latch with the LP in Section 3.4. The f nal change is to
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skip line 8 of Figure 3.13, i.e., do not re-buffer. We call this algorithm KEEP-BUFFERS.
Table 3.1 shows the results of RUMBLE on a single latch compared with KEEP-BUFFERS.
Column 1 shows the name of the benchmark and columns 2 and 5 show worst-slacks in
picoseconds before optimization. Columns 3 and 6 show the slacks after optimization of
KEEP-BUFFERS and RUMBLE respectively. Columns 4 and 7 show the improvements of
each technique.
Implications of keeping buffers
KEEP-BUFFERS RUMBLE
Slack (ps) Slack (ps)
Subcircuit orig new imprv. orig new imprv.
latch A0 -1480 -1318 162 -1480 26 1506
latch A1 -1268 -1066 202 -1268 186 1454
latch A2 -1020 -939 80 -1020 -791 229
latch A3 -953 -766 187 -953 -390 563
latch A4 -897 -677 220 -897 356 1253
latch A5 -848 -746 101 -848 -278 570
latch A6 -690 -690 0 -690 395 1085
latch A7 -645 -586 59 -645 -19 626
latch A8 -633 -560 74 -633 290 923
latch A9 -610 -466 144 -610 262 872
avg -904 -782 123 -904 4 908
Table 3.1: Keeping buffers instead of removing and reinserting them degrades RUMBLE’s
performance.
From the table we observe the following:
• Despite not ripping up buffers, KEEP-BUFFERS is still able to improve solution quality
for nine out of ten testcases, though the improvement is never more than 220ps.
• When rip-up and re-buffering is allowed, RUMBLE is able to signif cantly outper-
form KEEP-BUFFERS for all ten testcases. On average the improvement grows by 7.4x.
• While KEEP-BUFFERS improves slack by an average of 123ps, RUMBLE improves
slack by 908ps, which conf rms how important it is to rip-up buffers so that they do
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not anchor the latch into an artif cially small region.
Accuracy of the RUMBLE timing model. Theoretical results published by Otten [79]
and discussed in Section 3.3 indicate that optimal buffer insertion on a two-pin net results
in a wire delay that is linearly-proportional to its length. The RUMBLE model heavily
relies on these results.
Table 3.2 compares the model-predicted values for subcircuit slack to values measured
by running a commercial static timing analyzer. Measurements are taken after the RUM-
BLE LP is solved, the latches are moved and connected nets are buffered. Columns 2-4
report the initial, f nal, and improvement in worst-slack of the subcircuit measured by the
timing model presented in Section 3.3. Columns 5-7 report the same metrics measured by
the STA engine.
Model timing vs. reference timing
Model slack (ps) Subcircuit slack (ps)
Subcircuit orig new imprv. orig new imprv.
latch A0 -1799 -48 1751 -1480 26 1506
latch A1 -1509 65 1574 -1268 186 1454
latch A2 -1113 -868 245 -1020 -791 229
latch A3 -1147 -527 620 -953 -390 563
latch A4 -1090 180 1269 -897 356 1253
latch A5 -945 -295 650 -848 -278 570
latch A6 -920 320 1241 -690 395 1085
latch A7 -886 49 935 -645 -19 626
latch A8 -913 213 1126 -633 290 923
latch A9 -800 397 1198 -610 262 872
avg -1112 -51 1061 -904 4 908
Table 3.2: The RUMBLE model accurately predicts the solution quality improvements in
the reference timing model.
We make the following observations:
• On average, the RUMBLE model overestimates the actual timing improvement by
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about 15%. This makes sense since it assumes an optimal ideal buffering will be
achievable, but this is not always the case, especially for multi-sink nets.
• However, if one compares actual improvement to model improvement, there is a
97% correlation, suggesting that the model is reasonable enough to justify the latch
location.
We now show how RUMBLE actually improves the design’s timing characteristics.
RUMBLE on a single latch. Given that we are solving a new physical synthesis prob-
lem, existing solutions are scarce. Therefore we f rst consider straightforward approaches
to solve this problem. One possibility is to take the center-of-gravity(COG) of adjacent
pins. A timing-driven improvement of the center-of-gravity technique weights each pin by
its slack. A reasonable version of this heuristic works in the following way. For a slack







1 + |Sp − Ts| Sp < 0
max(0.1, 1− |Sp − Ts|) Sp ≥ 0
Then we compute the x coordinate of movable gate m as the weighted average of the x






and similarly for the y coordinate.
We implemented the above COG technique within the RUMBLE framework in place
of the LP solver presented in Section 3.4. We still allow COG the benef ts of ripping up
buffers, and reinserting them after the latches are moved. Table 3.3 shows a comparison
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between RUMBLE and slack-weighted COG on 10 latches. Column 1 shows the same
latches as reported in Table 3.2. Columns 2-4 show the initial and f nal slacks, and im-
provement for COG. Columns 5-7 show the same for RUMBLE.
Center-of-gravity vs. RUMBLE
COG RUMBLE
Slack (ps) Slack (ps)
Subcircuit orig new imprv. orig new imprv.
latch A0 -1480 -527 953 -1480 26 1506
latch A1 -1268 -203 1065 -1268 186 1454
latch A2 -1020 -800 219 -1020 -791 229
latch A3 -953 -615 338 -953 -390 563
latch A4 -897 -78 819 -897 356 1253
latch A5 -848 -319 529 -848 -278 570
latch A6 -690 -690 0 -690 395 1085
latch A7 -645 -645 0 -645 -19 626
latch A8 -633 -633 0 -633 290 923
latch A9 -610 67 677 -610 262 872
avg -904 -444 460 -904 4 908
Table 3.3: Comparison of RUMBLE’s LP to a slack-weighted center-of-gravity technique.
Iterated RUMBLE vs. RUMBLE: 1-hop
Iterated single-move RUMBLE Multi-move RUMBLE
Slack (ps) TTS (ps) Slack (ps) TTS (ps)
Subcircuit orig new imp. orig new imp. orig new imp. orig new imp.
subckt B0 -1542 -1542 0 -6091 -6091 0 -1542 -130 1412 -6091 -130 5962
subckt B1 -1501 -277 1223 -5924 -277 5647 -1501 55 1556 -5924 0 5924
subckt B2 -1240 -1240 0 -4354 -4354 0 -1240 -980 261 -4354 -4044 310
subckt B3 -848 -278 569 -2523 -812 1710 -848 -279 569 -2523 -813 1709
subckt B4 -690 -79 612 -4090 -79 4011 -690 202 893 -4090 0 4090
subckt B5 -690 48 739 -2053 0 2053 -690 290 980 -2053 0 2053
subckt B6 -645 -18 627 -1921 -32 1889 -645 301 945 -1921 0 1921
subckt B7 -595 86 681 -1937 0 1937 -595 503 1098 -1937 0 1937
subckt B8 -444 -444 0 -889 -889 0 -444 -92 352 -889 -191 698
subckt B9 -418 -46 372 -857 -46 811 -418 6 424 -857 0 857
avg -861 -379 482 -3064 -1258 1806 -861 -12 849 -3064 -518 2546
Table 3.4: RUMBLE simultaneously moving a one-hopneighborhood compared to itera-
tively moving the same gates individually.
We observe the following:
• For all ten cases, RUMBLE generates a better solution than COG. For three of the
cases, COG could not improve the latch placement. These new solutions are rejected
by the controller so as not to make the design worse.
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Iterated RUMBLE vs. RUMBLE: 2-hop
Iterated single-move RUMBLE Multi-move RUMBLE
Slack (ps) TTS (ps) Slack (ps) TTS (ps)
Subcircuit orig new imp. orig new imp. orig new imp. orig new imp.
subckt C0 -719 -719 0 -8313 -8313 0 -719 -675 44 -8313 -5028 3285
subckt C1 -719 -719 0 -8004 -8004 0 -719 -653 66 -8004 -4386 3617
subckt C2 -690 -79 612 -4090 -79 4011 -690 314 1004 -4090 0 4090
subckt C3 -690 -79 612 -4090 -79 4011 -690 337 1027 -4090 0 4090
subckt C4 -681 -349 333 -3865 -349 3516 -681 -158 524 -3865 -158 3707
subckt C5 -645 -91 554 -3767 -306 3462 -645 371 1015 -3767 0 3767
subckt C6 -645 -33 612 -3767 -52 3716 -645 324 969 -3767 0 3767
subckt C7 -318 -318 0 -940 -940 0 -318 531 848 -940 0 940
subckt C8 -490 227 716 -966 0 966 -490 466 956 -966 0 966
subckt C9 -217 -217 0 -652 -652 0 -217 60 277 -652 0 652
avg -581 -238 344 -3846 -1877 1968 -581 92 673 -3846 -957 2888
Table 3.5: RUMBLE simultaneously moving a two-hopneighborhood compared to itera-
tively moving the same gates individually.
• On average, COG improves slack by 20.9% of the 2.2ns cycle time, whereas RUM-
BLE improves slack by 41.3%. This shows that one must incorporate slack con-
straints on cells incident on the latch to achieve the most balanced solution.
Optimizing multiple gates simultaneously. For this experiment, we show how an
even better solution can be obtained when one allows cells close to the latch to move. We
show the effectiveness of this technique on two sets of circuits.
• One-hopsubcircuits include every gate (while ignoring buffers and inverters) inci-
dent to the latch of interest that shares an incident net with the latch. Typically this
results in 4 or 5 gates being moved.
• Two-hop subcircuits in addition include all non-buffer and inverter cells incident to
cells in the one-hop neighborhood. These subcircuits range from 11 to 18 movables
with a mean of 14.8 movables.
We compare this technique to iterated single-move RUMBLE, where we pick each cell
in the neighborhood and solve the LP for that particular cell, f x it, and then move to the
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next cell. The experiment is designed to show that multiple cells need to be optimized
simultaneously to obtain the best results.
To measure the improvement one must now consider the slacks of all cells that may
be moved, and the objective becomes to improve the worst slack of the entire subcircuit.
However, when one cannot improve the most critical path, the other paths may have room
for improvement. We use TTS to measure the total improvement of all the slacks in the
subcircuit.
Tables 3.4 and 3.5 compare iterating RUMBLE over each gate one at a time versus
RUMBLE moving multiple gates simultaneously. Columns 2-4 show the original and f -
nal slack, and the slack improvement for iterated single-move RUMBLE, while columns
5-7 show the corresponding TTS measurements for a zero-slack threshold. Columns 8-13
show the same measurements for multi-move RUMBLE. We make the following observa-
tions:
• Multi-move RUMBLE is clearly more effective than iterative RUMBLE both for
one- and two-hop neighborhoods. In fact, for six out of ten one-hop subcircuits and
for seven out of ten two-hop circuits, multi-move actually brought the TTS down to
zero, meaning it f xed all the timing violations. Iterative single move was able to f x
two and four respectively.
• On average, the worst-slack improvements were 849ps and 673ps respectively for
one- and two-hop subcircuits. The diminished improvement for larger subcircuits is
likely because we are including more nets, some of which cannot be improved as
much as those connected to the imbalanced latch (Figure 3.9 has an example).
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• Solving the LP takes 53ms for one-hop subcircuits and 325ms for two-hop subcir-
cuits, on average.
Imb. Imb. FOM Crit. Crit. FOM TTS
old 102768 -21855 7912 -2798 -22448
ckt1 new 93736 -19400 7775 -2644 -20511
diff -9032 2455 -137 154 1937
old 12151 -3080 3206 -1783 -19211
ckt2 new 11037 -2351 2997 -1667 -18170
diff -1114 271 -209 116 1041
Table 3.6: RUMBLE deployed in a physical design f ow on circuits that have pipeline
latch placement problems. ckt1 has 2.92M objects and 629k latches and ckt2
has 4.74M objects and 247k latches. “old” reports values before RUMBLE
“new” reports results after and “diff” reports their difference. FOM is reported
in nanoseconds.
RUMBLE in a physical design flow. In the experiments presented so far, we have
compared the effects of RUMBLE to those of other techniques on the most critical latches
of the design. Due to the high runtime of buffering all of the nets in multi-move subcircuits,
multi-move RUMBLE for every critical latch in the design is expensive. Consequently, in
this subsection, we demonstrate the cumulative effect of single-move RUMBLE when
deployed in our physical synthesis f ow on all latches with a critical pin. Table 3.6 shows
two circuits that each contain a signif cant number of poorly placed latches. For each
circuit, we report 5 statistics. An imbalanced latch is def ned as one that has slack on the
input pins that is greater than the slack threshold, Ts (see Section 3.4), and slack on the
output pins that are lower than Ts, or vice versa. The Imb. column reports the number of
imbalanced latches found in the design. Let the set of imbalanced latches be I , and for
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each latch l let ws(l) be the worst slack of any pin on l. We def ne imbalance FOM to be
∑
l∈I
Ts − ws(l) (III.19)
The Imb. FOM column reports this value. A critical latch is def ned as one that has pins
on both sides that are below Ts. The Crit. column reports the number of critical latches
found in the design. Similarly to imbalance FOM, if C is the set of critical latches and for




Ts − ws(c) (III.20)
The Crit. FOM column reports this value.
Finally, the TTS column reports the TTS for the entire design. We make the following
observations:
• RUMBLE reduces the number of imbalanced latches by 8.8% and 9.2% on ckt1 and
ckt2, respectively.
• RUMBLE has a harder time optimizing the critical latches than the imbalanced ones.
• RUMBLE reduces circuit TTS by 8.6% and 5.4% on ckt1 and ckt2, respectively.
• RUMBLE improves the characteristics of all columns, and does no harm to the
circuit metrics.
In addition to these observations, we point out that the two most common reasons for
being unable to f x a particular latch are 1) there is a high-fanout net in the subcircuit,
which would degrade the performance of buffering, and we therefore skip this case or 2)
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the gates are moved to a f xed endpoint, which indicates that RUMBLE does not have
enough freedom to solve the problem entirely. The addition of RUMBLE to our design
f ow adds about 4% to the total runtime in these experiments.
3.7 Conclusions
In this work we observe that wirelength-driven placement leads to particularly poor
timing of pipeline latchesin modern physical design f ows, which is especially problem-
atic at sub-130nm technology nodes. To address this challenge, we developed RUMBLE
— a linear-programming based, incremental physical synthesis algorithm that incorporates
timing-driven placement and buffering. The latter justif es RUMBLE’s linear-delay model
which exhibited a 97% correlation to the reference timing model in our experiments. Em-
pirically this delay model is accurate enough to guide optimization; RUMBLE improves
slack by 41.3% of cycle time on average for a large commercial ASIC design.
The linear program (LP) used in RUMBLE is general enough to optimize multiple
gates and latches simultaneously. However, when moving multiple gates considering only
the slack objective, we encountered two challenges: placement stability and TTS degra-
dations. We present our extensions to address these problems directly in our LP objective.
With these additions, moving several gates simultaneously improves upon RUMBLE used
iteratively on the same movables.
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CHAPTER IV
Bounded Transactional Timing Analysis
Modern physical synthesis f ows operate on very large designs and perform increas-
ingly aggressive timing optimizations. Traditional incremental timing analysis now repre-
sents the single greatest bottleneck in such optimizations and is lacking in features neces-
sary to support them eff ciently. We describe a paradigm of transactional timing analysis,
which, in addition to incremental updates, offers an eff cient, nested undo functionality
that does not require signif cant timing calculations. This paradigm extends traditional in-
cremental Static Timing Analysis (STA) and enables necessary infrastructure for a number
of physical synthesis optimizations in this dissertation.
Transactions offer signif cant performance benef ts when working with highly-optimized
netlists, where most candidate transformations are retracted after evaluation. Another con-
text, where our techniques offer speed-ups of two orders of magnitude, is compound op-
timizations where incremental updates are amortized over a tree of further possible op-
timizations. We describe eff cient implementations of update, begin, commitand undo


















Figure 4.1: The contributions in this chapter improve the results of timing analysis as it is
used in physical synthesis.
4.1 Introduction
Achieving timing closure for large modern ASIC designs requires the use of physical
synthesis— a series of performance-driven optimizations that simultaneously alter the
layout, the netlist and electrical parameters of logic gates.
Physical synthesis tightly couples analysiswith optimizationin an automated f ow
that iteratively improves design parameters. Such f ows rely on Static Timing Analysis
(STA) in two essential ways. First, STA identif es the sections of the design that are most
critical to the overall performance. Second, STA assesses the impact of every potential
change on circuit performance, before the change is committed. Circuit optimizations
are bundled into transformationsthat implement common operations such as relocating
a gate, buffering a net, etc. [112]. Recent state-of-the-art design methodologies consider
compound transformationsto simultaneously perform many simpler transformations that
would not have improved overall performance if applied individually [74].
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Advanced technology nodes require complex timing models that cannot be captured
analytically with suff cient accuracy, often making timing analysis the single major bottle-
neck in physical synthesis. Therefore we take a closer look at the conceptual role of STA
and its interfaces with optimization. Mathematically, circuit optimizations often interact
with STA by obtaining arrival timesand required arrival timesat timing points throughout
the design [54, 89]. However, running STA on the entire design to evaluate each poten-
tial change is impractical. Therefore, STA can be used (i) in batch modeto evaluate the
compound impact of many changes, (ii) in incremental mode, where the impact of a single
change is eff ciently propagated through the netlist, and (iii) with lazy updates, where tim-
ing data are propagated only in response to queries, essentially batching the changes that
occur between queries.
Multi-objective optimizations now increasingly rely on do-no-harmmethodologies
that carefully evaluate each change and commit only those that provide tangible improve-
ments [18, 83, 88]. The more aggressive algorithms have very high rejection rates in this
loop, making the speed of incremental STA a major factor in improving physical synthe-
sis. However, batched mode and lazy updates are of limited use when evaluating individual
impact of multiple candidate changes.
The major impact of STA on overall runtime tempts physical synthesis developers to
assume the responsibility for some aspects of timing analysis and shortchange STA en-
gines for handcrafted local delay models, which offer signif cant opportunities for runtime
improvement. However, this practice risks subtle timing mistakes and also increases the
development effort by lowering reuse. Therefore, we propose improvements to reusable
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STA engines that better account for the bounded scope of physical-synthesis transforma-
tions.
We present an extension to the interface of static timing analysis to accommodate trans-
action histories. Our technique employs a timing change historydatastructure that stores
changes to the state of the timing graph so that it can be eff ciently restored to a pre-
vious state in the event of a retraction. This approach is specif cally designed to allow
nesting events that spur timing changes. To further improve worst-case complexity, we
limit changes to the timing graph by way of bounded timing analysis, an enhancement that
works in conjunction with transactional timing analysis to allow for the rapid exploration
of circuit search space. Finally, we provide an empirical evaluation of bounded transaction
histories for both classical and lazy STA, demonstrating an improvement in performance
by up to two orders of magnitude.
The remainder of this chapter is organized as follows. In Section 4.2 we describe the
state of the art in timing analysis as it applies to physical synthesis and transformation-
driven optimization. We go on to classify several types of physical synthesis transforma-
tions that pose problems to existing timing analysis engines. Section 4.3 presents bounded
transactional timing analysis, along with appropriate details for embedding it into mod-
ern static timing analysis. Section 4.4 provides empirical evidence demonstrating that
bounded transactional timing analysis greatly improves the speed of transformations that
rely on repeated retractions. Conclusions are drawn in Section 4.5. A review of basic static
timing analysis appears in the appendix.
61
4.2 Background
Timing analysis and its integration into the physical design f ow have long been key
topics in design automation. To this end, we review the basics of STA in this section.
Modern static timing engines are products of sophisticated engineering, and have evolved
substantially over recent decades. Yet, dramatic changes to basic timing models continue
to drive the need for further innovation. For instance, multi-mode timing has become in-
creasingly popular — wherein several timing points are maintained at each node of the
global timing graph, each corresponding to a different corner of design operation. While
these corners enable modern optimization techniques to evaluate the effect of their actions
on many scenarios at once, they also serve as a multiplier of basic computation that the
timing engine must perform. Statistical timing engines that ref ect the variance of design
performance require the maintenance of complex distribution models that also signif -
cantly expand the amount of work placed on the timing engine. These elaborate models,
in conjunction with a stronger emphasis on local transformation-driven operations, have
increased the responsibility of timing engines to provide a much higher degree of incre-
mental maintenance of internal timing state.
Previous work. The problem of updating only a subset of timing analysis values in
response to a local change is explored in [31], where a depth-f rst propagation of tim-
ing values is executed until no change is observed. This process was later ref ned [1], to
reduce the amount of incremental recalculation needed. A distinction between the prop-
agation cost of positive delay changes and negative delay changes is described in [62],
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demonstrating that the expense of executing an operation may differ from that of its in-
verse. The algorithm of [96] avoids excessive computation by propagating only along
paths that are inf uenced by altered inputs. A query language based on temporal logic is
proposed in [76], along with an algorithm to eff ciently retrieve answers to those queries.
Algorithms for incremental timing analysis [105] and incremental criticality updates [35]
have been proposed in the context of FPGAs. The authors of [30] explore an extension
of static timing analysis to model coupling, and exploit circuit structure to determine an


































Figure 4.2: A physical synthesis transformation improves the subcircuit in (a) by resyn-
thesizing the logic, resulting in the circuit shown in (b). The traditional way of
evaluating the timing impact of such transformations can be improved consid-
erably.
Relatively little attention has been given to the explicit support for the retraction of
local design changes. The recent work of [55] provides support for transactional operations
such as begin, commit, and undo. However, these operations are restricted only to the
resurrection of previously cached routing data, and are not communicated to the timing
engine. Indeed, the decision to revert one or more timing properties to their original state
is typically cast as just another sequence of incremental changes to the system; this forces
the wasteful recomputation of timing data, which may be exacerbated when an inverse
operation takes much longer to execute than the original operation [62]. Other choices in
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the design f ow – such as the decision to compute Steiner trees for delay estimation – also
compound the effort required to restore timing information to a previously known state.
The savings, that can be achieved by eff ciently rolling back recent changes, are likely to
escalate in coming years, as compound transformations become increasingly dominant in
physical synthesis and routinely thrash the timer with multiple hypothetical changes.
Incremental static timing analysis. In static timing analysis [97], a timing graph
G = (V, E) is extracted from a combinational logic circuit. Each vertex v ∈ V is a timing
point, and corresponds to an input or output pin of a gate or a global input or output pin.
A pair of vertices, u, v ∈ G, are connected by a directed edge e(u, v) ∈ E if there is
a timing relationship (i.e., a connection) between the pins u and v. This connection can
occur within a gate, as in between an input pin and an output pin, or it can correspond to a
wire connecting two gates. Each edge has an associated delay δ(u, v) indicating the delay
between u and v.
To determine the worst path of the circuit, a topological traversal is performed on the
graph beginning at the sources. The actual arrival time AAT (v) at a timing point v in the
circuit is the latest arrival time of any of its predecessors after considering delay:
AAT(v) = max
{u|e(u,v)}
(AAT(u) + δ(u, v)) (IV.1)
The required arrival timeRAT (u) at a timing point u in the circuit is computed in a similar
fashion, traversing backwards from the primary outputs of the circuit:
RAT(u) = min
{v|e(u,v)}
(RAT(v)− δ(u, v)) (IV.2)
A pair of topological traversals are made to determine these values, after which the slackof
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any timing point v is calculated as the difference between required arrival time and actual
arrival time:
slack(v) = RAT(v)−AAT(v) (IV.3)
Early STA engines always processed an entire design, which is impractically expen-
sive when evaluating optimization transformations [39]. This expense can be avoided by
using stale timing information or crude estimations, neither of which are acceptable in
modern high-precision physical synthesis [88]. Another alternative is to maintain accurate
timing information throughout the automated f ow, but to do so in an incremental fashion.
Research in incremental static timing analysisaims to provide eff cient techniques for the
updating of values within a timing network in response to local and partial modif cations.
Several varieties of incremental STA have appeared over the past decade, and are respon-
sible for decreasing timing runtime from hours to minutes following incremental circuit
changes on large ASICs [16].
Further extensions to incremental analysis include level-limitedand dominance-limited
schemes to reduce the amount of work performed [102, 121]. Lazy evaluation[1, 71], in
which propagation is delayed until triggered by a relevant query, represents a particularly
important improvement in throughput of static timing analysis engines.
The boost in throughput offered by incremental analysis allows an optimization algo-
rithm (as well as a designer) to explore several hypothetical (or “what-if”) scenarios, a
task unaffordable in earlier tools [16]. Such hypothetical scenarios are typically commu-
nicated to the timing engine as if committing changes. If the results are unacceptable and
the scenarios are rejected, another set of changes must be committed. This requires new
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timing calculations, even though the needed timing values have previously been known.
While a single layer of “what-if” support can be added to STA easily, this is insuff cient to
handle the evaluation of multiple nested scenarios and their retraction. Detailed use cases
for retraction are discussed in the following section.
Types of Transformation-driven Optimization Recall that timing-driven placement
and synthesis seek non-overlapping locations for all cells such that the performance of the
design meets objectives [17]. Timing optimization during physical synthesis is typically
accomplished by gradually modifying and ref ning an initial netlist and placement image
[34].
We distinguish controllersand optimization transformations. A transformationapplies
a particular local optimization to gates and/or nets selected by a controller. For instance,
IBM’s Placement Driven Synthesis (PDS) [112] makes use of several transformation tem-
plates, including buffering, re-powering, connection reordering, cloning, etc. A controller
selects nets and/or gates for optimization, ordering them and judging the impact of opti-
mizations. Both controllers and transformations can query timing engines. For example,
transformations often make several queries to STA, not only to construct a basic model of
the neighboring region (with appropriate arrival times and required arrival times), but also
to verify improvement after optimization is complete. Controllers implement optimization
strategies with sophisticated reasoning to handle the feedback received from STA.
Despite extensive support for incremental propagation and lazy evaluation, existing
timing engines often perform unnecessary computation in the context of sophisticated op-
timizations. In this section we illustrate several opportunities for improvement that moti-
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vate our research, and summarize them in Table 4.1.
Case 1: Inefficiencies in fallible transformations. The simplest transformations f rst
identify feasible changes and then rely on the timer to evaluate the impact on performance.
For example, a cell-movement transformationtrying to relocate a cell on a critical path
may identify several vacant nearby locations, and a repowering transformationmay bind
a critical cell to every power level available in the cell library. In either case, a timing
query must be independently executed after each change is committed to the netlist, to
select the one with greatest slack improvement. We term such methods bind-and-test
transformations.
More advanced transformations attempt to predict the impact of their changes in ad-
vance, so as to quickly weed out unpromising options, then use the timer to select among
few f nalists, and verify improvement. In the case of a repowering transformation, the slew
rate at input pins and the load capacitance offer suff cient information to estimate slack at
the output pin for each power level. Such a transformation could guestimate the best power
level, bind it, then verify its slack improvement. If the estimate is too inaccurate, the new
power level may worsen slack, requiring the change to be rolled back. In other words,
such transformations sometimes fail, and we therefore term them fallible. Aggressive use
of fallible transformations requires error correctionin the form of an undofunctionality.
Though simple, both fallible and bind-and-test transformations are inherently slow
because repeated changes and timing queries require laborious propagation and updates
of timing information. In our example of bind-and-test repowering, the evaluation of each



































Figure 4.3: Evaluating the timing impact of the physical synthesis transformation in Figure
4.2 (output side only). (a) Traditional static timing analysis with lazy evalua-
tion will mark the fanout cone of the change dirty. (b) If the change is found
to have a negative impact on timing, it will be reversed. This reversal will
be treated as another change, and the fanout cone will be marked dirty for a
second time.
(for RATs) of the gate. As we point out next, some of this effort could be deferred and
ultimately avoided if the timing engine adopts a philosophy of lazy evaluation. Namely,
after forward-propagating AATs to evaluate the impact of a change, there is no need to
back-propagate RATs, unless the change is committed.
A stand-alone reusable STA engine must ensure consistency of its database without
necessarily trusting its clients. Therefore, AATs whose values are not current, would be
marked as dirty. Timing propagation to update dirty data would be invoked only in the
event of a query (and even then, only to the portion of logic needed to answer the query).
However, if the original location (or power level) is optimal – as it is likely to be if es-
timation routines and detailed placement have done their job properly – the demarcation
of these cones as dirty is unnecessary, since the original arrival times stored within these
cones are in fact a correct representation of the current state. Figure 4.3 illustrates the work
performed by traditional static timing analysis with lazy evaluation when a transformation
is applied to a circuit and subsequently retracts its changes.
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Case 2: Candidate selection transformations are those that employ multiple strate-
gies to generate several alternatives, or candidate solutions. In doing so, they try each
optimization, and select the best candidate, rejecting the rest. Such transformations lever-
age the fact that different strategies work well in different contexts. For example, consider
a transformation that generates candidates by repowering as well as moving a gate. Often,
moving a gate has greater impact, but if the design has too little whitespace, there may be
no open location where the gate can move to improve timing. Instead, a higher power level
may be available for the same footprint, or enough whitespace may be available nearby to
increase the footprint.
While fallible transformations may occasionally invoke undo for correction(e.g., when
they degrade circuit performance due to approximation inaccuracy), a candidate selection
transformation requires undo by construction– after each candidate is computed, the initial
state must be restored so that the next candidate can be generated independentlybased on
the initial conditions. In the example of repowering or moving a gate, retraction must
restore the gate to its original power level after repowering so that the movement decision
can be based on the timing of the initial power level. Timing queries for interrogating
initial conditions of each candidate generation strategy can avoid the unnecessary work of
timing updates if undo can restore the initial timing state.
Case 3: Compound transformations not only consider multiple strategies for gen-
erating candidates, but also do so for multiple objects. Such transformations may even
consider composingoverlapping optimizations to generate a single candidate. For exam-
ple, consider simultaneously moving and/or repowering two connected gates in a discrete
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TYPE UNDO FREQUENCY UNDO PURPOSE
Bind&test (0.1) Already optimal Return to initial state
Fallible (0.1) Upon degradation Error correction
Candidate (1.) For each candidate Metric-indep. changes
Compound (10.) Nested candidates Joint evaluation
Table 4.1: Types of transformations with embedded retraction. Illustrative values in the
“Undo frequency” column suggest that some cases require many more retrac-
tions that other cases.
domain [74, 83]. In this situation, a very large number of candidates can be generated and
evaluated, where each successive decision may depend on the previous. For example, the
resynthesis transformation illustrated in Figure 4.2 can be thought of as a compound trans-
formation consisting of merging the inverter gates with the OR gate followed by swapping
logically equivalent pins.
The increasingly popular compound transformations stress timing analysis tools much
more heavily than other use cases, in that the construction of a local model requires the
searchof a large, conditional solution space. Modif cations are typically made in nested
pairs to generate appropriate timing arcs; indeed, the authors of [74] observe that the
expense of generating their disjunctive timing graph is often more costly than the branch-
and-bound search used to solve it optimally, a consequence of the propagation efforts of the
timer. When undocan eff ciently restore the previous timing state, combinatorially many
timing updates can be saved in compound transformations.
4.3 Transactional Timing Analysis
In the presence of retractions, the state-of-the-art STA engines perform a large amount
of unnecessary work, as we have demonstrated in Section 4.2. In this section, we present



































Figure 4.4: Evaluating the timing impact of the physical synthesis transformation in Fig-
ure 4.2 (output side only). (a) Bounded transactional timing analysis will not
propagate the change outside of a specif ed window. (b) In the event of a re-
version, gates with dirty timing will have their timing data restored.
the computation needed to support undofunctionality. We f rst consider its application to
classical STA, and then to the more advanced version that supports lazy evaluation.
Support for transactions. By def nition, a retraction restores the design to a previously
known state. Current techniques (which view retraction as a separate incremental change)
discard the original timing values during propagation. In contrast, transactional timing
analysis cachestiming data that becomes invalidated during the execution of a change.
Specif cally, when a modif cation is made to the design, the timer is notif ed through
a monitoring mechanism that the delay at a particular timing point has changed. That
notif cation triggers a corresponding propagation to the transitive fan-in and fan-out cones.
During transactional timing analysis propagation, prior values are not simply overwritten
(as is commonly done within STA engines), but are rather stored in a change stack as new
values are written in their place. Therefore, if and when change is retracted, the old values
may be restored by “replaying” the timing updates in reverse.
In the case that a sequence of nested transactions are executed (as may occur with com-
pound transformations), each individual change stack serves as a distinct checkpoint of the
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design state These checkpoints are themselves stored on a transaction stack of all change
stacks. A new change stack is pushed onto the transaction stack when a transformation
requests a new checkpoint. The current state of timing is stored in the timing graph as
usual. When a transformation backtracks and retracts its circuit modif cations, changes to
the timing graph may be rolled back to the most recent checkpoint by copying all values
in the current head of the transaction stack back into the timing graph. Changes may be
committed simply by clearing the transaction stack.
Figure 4.5 illustrates one possible implementation of transactional timing analysis.
Several variations of this code are useful in different circumstances. For instance, if a
change is likely to have signif cant impact on the state of the design, the caching of old
timing values could be performed once, prior to rather than during propagation.
Integrating these ideas into a high-performance timing engine requires a sophisticated
interface for optimization transformations. In particular, transformations are required to
communicate their intent, e.g., whether a change request is truly new or seeks to restore a
previous state. This information allows the timer to take appropriate actions on behalf of
each transformation for each change.
Ensuring consistency and compatibility. As noted earlier, it is common for static
timing engines to defer timing updates until needed by a relevant timing query. In many
cases, this avoids work when timing values are invalidated multiple times before they are
actually used. The notif cation of a change in delay during such lazy executionwill not
trigger timing propagation; instead, the fan-in and fan-out cones of a modif ed edge are
simply marked dirty, indicating that they must be recomputed.
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To accommodate transactional timing analysis with lazy execution, dirty bits must
also be considered as part of the state of a timing point. Whereas traditional engines will
leave nodes marked as dirty in the event of a retraction, bounding timing analysis will
revert them back to their state prior to the change. Though not shown in Figure 4.5, this
extension is relatively straightforward: all actions that alter the dirty bit of a timing point
are recorded, and are subsequently restored if a retraction is issued by the transformation.
Finally, support for transaction histories in the presence of logic changes (such as in
our example) requires the careful caching of topological modif cations to the graph itself
(in addition to the timing values associated with these elements). The creation, deletion,
and modif cation of graph connectivity can be achieved though a reference labeling of
timing points; changes to structural elements, such as edges and nodes, are recorded with
respect to these unique identif ers, and thus may subsequently be restored. While the
implementation required to properly maintain this bookkeeping is complex and nuanced,
the basic framework we outlined so far encounters no substantial obstacles.
Bounded timing windows. When evaluating the impact of a transformation, it is com-
mon to query timing at specif c relative locations to the change. For example, one can
query the slack of the output pin of a gate after repowering, or the slack of an input pin
at the next circuit level after moving a gate. When possible query points can be limited
to a window of interestknown in advance, one can reduce the maintenance requirements
for timing information and the update effort. This window may be expanded slightly for
safety, and we call the resulting local region a bounded timing window.1 Limiting propa-
1Some static timing engines – such as IBM’s EinsTimerTM – provide similar level-limiting features
that serve to circumscribe the scope of local changes; they are not, however, integrated with any form of
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CHANGED-DELAY




 Existing changes no longer need to be tracked
1 ChangeHistory.clear()
UNDO-CHANGES
1 AATStack = ChangeHistory .top().AATStack
2 while not AATStack .empty()
3 AATStack .top().node.aat =
AATStack .top().aat
4 AATStack .pop()
5 RATStack = ChangeHistory .top().RATStack
6 while not RATStack .empty()








1 foreachsuccessor succ of timing-point




1 foreachpredecessor pred of timing-point
2 if UPDATE-RAT(pred , timing-point )
3 PROPAGATE-BACKWARD(pred )UPDATE-AAT
 Input: pred , succ timing points
1 delay = COMPUTE-DELAY(pred , succ)
2 if (succ.aat < pred .aat + delay )
3 ChangeHistory .top().AATStack.push(TC (succ, succ.aat ))




 Input: pred , succ timing points
1 delay = COMPUTE-DELAY(pred , succ)
2 if (pred .rat > succ.rat - delay )
3 ChangeHistory .top().RATStack.push(TC (pred , pred .rat ))
4 pred .rat = succ.rat - delay
5 return True
6 return False
Figure 4.5: One possible implementation of transactional timing analysis. The functions
PROPAGATE-FORWARD and PROPAGATE-BACKWARD shown here using recur-
sion for brevity are best implemented without recursion.
gation to such windows provides cost savings, as it is only necessary to propagate arrival
times (and/or dirty bits, in the case of lazy evaluation) to the boundaries of the window.
Likewise, in the event of a rollback, the data required to restore the graph to its original
state is also reduced. Since immediate timing queries are assumed to be made within the
transaction management.
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timing window, all values outside the region are considered to be f xed timing endpoints.
Bounded transactional timing analysis of an example transformation is illustrated by Fig-
ure 4.4.
Selecting an appropriate window size for a particular transformation may require some
care. The effect on timing of an optimization depends on the nature of the optimization;
therefore, choosing a static window size is best done when the transformation is designed
and tested. In particular, differences in slew rate can greatly affect timing for the whole
path in ways that are diff cult to predict while only considering slack [120]. For this reason,
timing analysis tools support a mode to limit slew rate propagation to a constant number
of levels. This mode provides a convenient way to limit the scope of timing changes and
improves the speed of timing analysis in physical synthesis tools. Any window larger than
the scope of slew rate propagation can provide faster queries with no accuracy loss. Fur-
thermore, in the context of bounded transactional timing analysis, timing queries are only
required to decide if a retraction is necessary. Typically, the effect of an optimization on the
timing of a path is known with enough accuracy to make a decision to retract or not after
a signal is propagated through only a few levels of logic. An additional dynamic approach
runs a small number of trial transformation applications and samples several window sizes
to determine how much accuracy is lost for various window sizes. It then chooses the
smallest window size with tolerable error to be used on the majority of transformation
applications.
Facilitating parallelism. Since a bounded timing window delimits the scope of a local
change, it also provides a guarantee of the mutual independence of disjoint timing islands.
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This independence meets the requirements set forth for distributedstatic timing analysis
[32, 33] and could, in theory, be exploited to easily decompose timing optimization into
several parallel processes. Although we do not evaluate such a parallel architecture in this
work, we emphasize that signif cant runtime savings could be gained if these techniques
are integrated with other components of the design f ow, e.g., the placement engine, the
data model, etc.
Complexity analysis. Let C denote a fanout cone affected by a given logic transfor-
mation, and let W represent the bounded timing window used in bounded transactional
timing analysis for that change. In traditional incremental static timing analysis with lazy
evaluation, all of the timing points in C are marked dirty upon the change. If the change
is retracted, all of the timing points in C are again marked dirty. Subsequent queries in the
area may need to recompute previously known timing data for those timing points that are
left dirty. When using bounded transactional timing analysis, |C ∩ W| nodes are marked
dirty upon a change. If the change is retracted, no more timing points are recomputed, but
|C ∩ W| timing points are copied back into the timing graph. No timing points are left
dirty.
We use the following notation to estimate the impact of proposed techniques. Let L
represent the depth of a fanout cone C. Let LW denote the depth of C in the windowW .
Let B be the average branching factor of C and let R be the average reconvergence factor.
Then |C| is approximately (B − R)L. The size of the fanout cone within the window
|C ∩ W| is approximately (B − R)LW . Therefore, the number of timing points that do
not need to be marked dirty due to bounding is approximately (B − R)L − (B − R)LW .
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P[undo]
Nodes Expanded Runtime (seconds)
Window Classical STA Lazy STA Classical STA Lazy STA
Size w/o tr w/ tr w/o tr w/ tr w/o tr w/ tr w/o tr w/ tr
0%
∞ 12638 12638 22905 22905 0.28 0.33 (0.8x) 2.09 2.36 (0.8x)
40 12638 12638 19356 19356 0.32 0.33 (0.9x) 1.65 1.86 (0.8x)
20 10186 10186 7400 7400 0.25 0.26 (0.9x) 0.41 0.47 (0.8x)
10 3641 3641 1967 1967 0.08 0.08 (1.0x) 0.1 0.11 (0.9x)
10%
∞ 346170 12646 22895 22605 14.5 0.32 (45.3x) 2.07 2.29 (0.9x)
40 202821 12646 19346 19056 6.65 0.32 (20.7x) 1.69 1.82 (0.9x)
20 41251 10194 7380 7013 1.3 0.25 (5.2x) 0.41 0.43 (0.9x)
10 5957 3649 1955 1793 0.14 0.07 (2.0x) 0.09 0.1 (0.9x)
30%
∞ 1124067 12693 22888 21960 46.66 0.32 (145.8x) 1.98 2.28 (0.8x)
40 510642 12693 19339 18320 14.84 0.32 (46.3x) 1.63 1.76 (0.9x)
20 75128 10233 7353 6282 2.13 0.25 (8.5x) 0.39 0.37 (1.0x)
10 8716 3649 1948 1599 0.19 0.07 (2.7x) 0.1 0.09 (1.1x)
50%
∞ 1733287 12693 22886 9939 73.11 0.32 (228.4x) 2 0.67 (2.9x)
40 799207 12693 19335 9405 24.5 0.32 (76.5x) 1.62 0.63 (2.5x)
20 105003 10233 7351 4012 3.12 0.25 (12.4x) 0.41 0.25 (1.6x)
10 11570 3649 1944 1085 0.26 0.08 (3.2x) 0.09 0.06 (1.5x)
70%
∞ 1855924 12705 22872 6483 76.47 0.31 (246.6x) 2.02 0.48 (4.2x)
40 913461 12705 19321 5848 27.52 0.32 (86.0x) 1.65 0.44 (3.7x)
20 133800 10245 7339 1882 4.12 0.25 (16.4x) 0.4 0.14 (2.8x)
10 15257 3661 1932 397 0.34 0.07 (4.8x) 0.1 0.03 (3.3x)
90%
∞ 1947548 12705 22850 5551 76.81 0.33 (232.7x) 2.11 0.4 (5.2x)
40 995711 12705 19299 4769 29.02 0.33 (87.9x) 1.62 0.36 (4.5x)
20 157328 10245 7315 1078 4.51 0.25 (18.0x) 0.4 0.07 (5.7x)
10 17019 3661 1910 173 0.37 0.07 (5.2x) 0.09 0.02 (4.5x)
Table 4.2: Empirical results of bounded transactional timing analysis, with and without
lazy evaluation.
The number of timing points restored upon a retraction when using bounded transactional
timing analysis is approximately (B−R)LW , versus approximately (B−R)L timing points
left dirty in traditional incremental static timing analysis.
4.4 Empirical Validation
In order to evaluate the computational benef ts of bounded transactional timing anal-
ysis, we have implemented the aforementioned techniques in a new static timing analysis
tool that supports both classical STA (i.e., the academic variety that immediately performs
propagation of modif ed timing values) and lazy evaluation (e.g., the more popular variety
that performs propagation only on demand). For evaluation of the former, we discount
the runtime required for initial propagation of a change, as that time is shared by “with-
transaction” and “without-transaction” runs. All incarnations of our timing engine employ
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some form of incremental propagation.
We modif ed a simple timing-driven gate movement transformation within a state-of-
the-art industrial physical synthesis f ow to query our static timing analyzer when deciding
whether or not to retract the change. Changes to delay values in the timing graph of a real
65nm design were simulated and prof led to determine the runtime incurred by STA. Two
parameters were adjusted in these experiments; f rst, the probability that a delay change
is retracted (P (undo)), and the size of our bounded timing window (where a size of ∞
indicates the absence of this technique). Since the frequency of f nding timing-driven
placement improvements strongly depends on the circuit and the state of optimization,
our experimental transformation uses the P (undo) parameter to determine if and when
to retract the change. Thus, we can vary P (undo) independently to study the impact on
runtime of any frequency of retraction.
In experiments, we exercised established physical synthesis transformations that in-
troduced changes in delay values of the timing graph. We then prof led those changes in
an STA engine to compare several conf gurations of timing analysis and measure runtime
savings. Two parameters were varied in these experiments:
• P (undo), the probability that a delay change is retracted.
• LW , the number of levels of logic, both upstream and downstream, in the bounded
timing windowW , where a size of∞ indicates the absence of this technique.
The results of these tests are presented in Figure 4.2. For each setting of P (undo) and
LW , we report the number of nodes expanded and runtime incurred by all solver variants.
Please note that for evaluation of classical STA, we discount the runtime required for
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initial propagation of a change, as this time will be incurred by “with-transaction” and
“without-transaction” runs.
We observe the following:
• Transactioning is at a slight disadvantage due to the overhead of state-recording. As
one would expect, benef t is observed only when retractions are performed. The
worst overhead is about 20% and occurs when using large windows with no chance
of undo. In practice, such a transformation should not enable transaction histories.
• For classical STA, a speedup of up to 246× is observed. The greatest speedups occur
for the largest windows and greatest probability of undo.
• For lazy evaluation, a speedup of up to 5.2× is achieved. Compared to classical STA
without transaction histories, lazy evaluation improves runtime in all conf gurations
that have a non-zero chance of undo. When transaction histories are introduced to
both, the runtime improvement of lazy evaluation is reduced. In several cases, classi-
cal STA with transaction histories is faster than lazy STA with transaction histories.
• The use of bounded windows dramatically reduces the amount of work, especially
when lazy evaluation is disabled. For example, runtime goes from 76.81s to 0.37s
for P (undo) = 90%.
• For all parameter settings and STA variants, when transaction histories are used,
higher frequencies of retraction generally lead to stronger improvements in runtime
and nodes expanded.
These results conf rm that even with a moderate amount of undo, the computational
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savings can be substantial. It can also be observed that bounded timing windows (which
can be exploited independently of transaction histories) are generally effective at reducing
runtime. Indeed, best results are achieved when both transaction histories and bounding
approaches are used in concert.
While the use of lazy evaluation alone prevents a fair amount of thrashing (hence its
adoption in all modern timing engines), its performance can nevertheless be further im-
proved with these techniques. We expect that most physical synthesis f ows will realize the
combined benef ts of lazy evaluation, transaction histories, and bounded timing windows.
4.5 Conclusions
In this chapter, we have presented the concept of bounded transactional timing anal-
ysis, described our implementation, and validated it in a production physical synthesis
f ow.
Our work has been motivated primarily by def ciencies in static timing analysis that
result in poor runtime for several common physical synthesis operations. Specif cally, we
have categorized several types of physical synthesis transformations that utilize retraction
in different ways. Then we have presented an extension to static timing analysis to accom-
modate transaction histories, in which a history of network delay propagations is tracked
and cached so that the state of the timing graph may be eff ciently restored in the event
of a retraction. This approach was further generalized to allow for the nesting of timing
changes. Changes to the timing graph were limited by way of bounded timing analysis,
an enhancement that works in conjunction with transactional timing analysis to allow for
the rapid exploration of circuit search space. The incremental timing concepts presented
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in this paper are not unique to physical synthesis; they are equally applicable to the ef-
f cient support of logic synthesis transformations, and some of them may have been in
use for this purpose since the mid 90s. However, conventional logic synthesis does not
stress timing infrastructure as much as modern physical synthesis does, therefore relevant
techniques were not given as much attention and, to this day, remain poorly documented.
We conclude that as transformation-driven optimizations in physical synthesis continue to




Gate Sizing During Timing-Driven Placement
A fundamental challenge addressed by physical synthesis is reducing circuit delay by
altering timing-critical paths. Several techniques can be applied to achieve this optimiza-
tion: buffer insertion, gate sizing, cell movement, etc. In this work, we propose a powerful
new technique that moves and resizes multiple cells simultaneously to straighten critical
paths, thereby reducing delay and improving worst negative slack. Our approach offers
several key advantages over previous formulations, including the accurate modeling of
objectives and constraints in the true timing model, and a guarantee of legality for all cell
locations, thereby avoiding overlap with large f xed blockages and the need for subsequent
legalization. We formulate the path smoothing problem in terms of a disjunctive timing
graph, and develop a computation of optimal locations by incorporating a generalization
of static timing analysis into an eff cient branch-and-bound framework. Empirically, our
approach consistently improves solution quality in a large-scale modern industrial bench-
mark. Experimental results indicate that the techniques used in this chapter are accurate
enough to improve the critical path optimization and slack-histogram compression stages


















Figure 5.1: The contributions in this chapter improve the results of the critical path opti-
mization and slack-histogram compression stages of physical synthesis.
5.1 Introduction
Timing-driven placement [17, 73, 111] is a critical step in any physical synthesis f ow,
and has received steadily increased attention in recent years [8]. Due to its computa-
tional expense and complexity, several algorithms optimize timing objectives indirectly
by relying on edge- or net-weighting methods to cast the problem into one of weighted
wirelength-driven placement. Whether such approaches can truly be considered timing-
driven– or instead, merely timing-influenced– remains a matter of debate.
A great deal of focus has been given specif cally to the construction of cheap, in-
cremental methods for improving timing along critical paths in an optimized design, a
problem we loosely refer to as path-smoothing.Whether a design simply remains poorly
optimized after running existing P&R tools, or whether one needs to close on timing after
the application of ECOs, there remains a high demand for eff cient and automated tech-
niques for timing-driven path smoothing.
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Prior work on this topic has varied widely in the treatment of model accuracy, includ-
ing various assumptions about physical properties (e.g., gate delay and wire delay) as well
as the set of constraints that must be enforced in the f nal solution (e.g., whether the design
must be legalized, or subsequently buffered, or repowered, etc.). They also differ in the
specif c computational frameworks used to achieve the optimization (e.g., a local search,
greedy algorithm, or dynamic program). These two considerations – choice of model and
choice of algorithm – are typically strongly coupled, as a particular model often gives rise
to a specif c search space or methodology.
One of the more popular approaches to incremental timing-driven placement in the lit-
erature is that of linear programming(LP) [50]. While several f avors exist, a conventional
LP formulation typically involves the association of decision variables with the coordi-
nate(s) of each gate or pin, and the expression of pairwise timing dependencies between
these variables using linear constraints. Since the relationship between pin-to-pin wire
delay and Manhattan distance is quadratic rather than linear, the inaccuracy of this linear
model has been addressed in various ways. For instance, Choi and Bazargan [24] con-
sider an objective function that minimizes total cell displacement to prevent cases where
large cell movement invalidates the linear model. The model of Wang et al. [122] assumes
that LP-based optimization is followed by perfect buffer insertion. A piecewise-linear ap-
proximation of the quadratic function is employed by Chowdhary et al. [26], along with
additional constraints to capture net length and load capacitance using differential tim-
ing analysis. Luo et al. [69] optimize a weighted slack objective in which Elmore delays
computed from the original placement are scaled linearly by a coeff cient; to ensure that
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gates are not displaced by extremely large distances, movement of individual cells is con-
strained by bounding boxes, similar to the approach taken by Halpin et al. [40]. Most
recently, Papa et al. [83] deploy an LP formulation in late stages of ref nement after strip-
ping all repeaters out from combinational logic and subsequently re-buffering long wires
as a post-processing step.
Despite these efforts, linear programming formulations suffer from additional compli-
cations aside from their inability to capture a faithful delay model. Among these def cien-
cies includes the potential to create cell overlap; although several post-placement legaliza-
tion techniques have been adopted in academia and industry [15,41], there is no guarantee
that these procedures will preserve improvements made to timing. Other solutions, in-
cluding the restriction of cell movement to geometrically disjoint bounding boxes [40,69],
severely overconstrains the problem by preventing large and potentially benef cial leaps.
Furthermore, a trend in modern ASIC designs is the presence of large f xed macros that
serve as blockages and limit the possible legal locations for movable logic. For such de-
signs, an accurate model should avoid solutions that place gates on top of f xed obstacles.
Finally, optimizing other discrete design parameters such as gate sizes and placement si-
multaneously requires an approach that accounts for decisions with f nitely-many alterna-
tives, since solutions produced by continuous gate-sizing [20] may degrade unacceptably
when mapped to a standard cell library. Such continuous-to-discrete mappings present
challenges for any of the aforementioned mathematical programming approaches.
In this chapter, we introduce a new direction for incremental, timing driven placement
under models with high-f delity to an industrial static timing analysis engine. In con-
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trast to prior efforts that approximate timing objectives using weighted wirelength driven
metrics (and approximate discrete decision variables using lossy, continuous models), our
approach maintains a high degree of accuracy by explicitly encoding placement alterna-
tives into a fully discretized graph-based representation, matching the true timing objec-
tives as computed by an industrial static timing analysis engine. Specif cally, we consider
a formulation in which a f nite set of pre-legalizedcandidate locations and power lev-
els are identif ed for each movable gate, allowing a more faithful and accurate encoding
of pairwise delay, as well as enabling the avoidance of large f xed macros that serve as
blockages. This formulation gives way to a disjunctive timing graph, a compact structure
that captures all possible conditional timing arcs for a given problem instance. We then
propose a means to compute optimal solutions to this model using an eff cient branch-and-
bound framework that considers the simultaneous placement of multiple gates. To obtain
upper bounds on worst negative slack (WNS), we develop a means to perform General-
ized Static Timing Analysis(GSTA), an extension of traditional static timing analysis that
produces optimistic slack values even when only a subset of gates have been assigned to
their respective candidates.
The remainder of this chapter is organized as follows. In Section 5.2, we present a
brief review of static timing analysis and timing-driven placement. In Section 5.3, we
describe our problem formulation in detail, including the selection of movable gates and
candidate assignments. In Section 5.3, we formally def ne the Disjunctive Timing Graph,
and describe our optimization algorithm in Section 5.4. Finally, in Section 5.5, we present
experimental results of our system – named RATCHET – followed by concluding thoughts.
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5.2 Background
Timing-driven placement seeks non-overlapping locations of the cells of a circuit such
that the worst slack in the design is maximized. This is in contrast to wirelength-driven
placement wherein the objective is to minimize total half-perimeter wirelength (HPWL).
The problem that incrementaltiming-driven placement aims to solve is the following:
given an optimized design, select a subset of gates M from G (where M may just consist
of a single gate) and f nd a new location for each gate in M such that the worst negative




For tie-breaking, a total negative slack (TNS) component may also be optimized, which is





An algorithm that solves this problem is called a transformation, using the terminology
of [34, 112]. More generally, a transformation is any optimization procedure designed to
incrementally improve timing while preserving the logical correctness of a circuit. Other
examples of transformations include: buffering a single net, resizing a gate, cloning a
cell, swapping equivalent pins on a gate, etc. Transformations are invoked in a physical
synthesis f ow by controllers. For example, a controller for critical path optimization
may attempt a transformation on the 100 most critical cells. A controller designed for




































Figure 5.2: Gates a and g are f xed. Alternate candidate locations for movable gates b, c,
d, e, and f have been determined. Gate f also has two candidate power levels.
5.3 Problem Formulation
In formulating our problem, we require three steps to be performed in sequence. The
f rst identif es the set of gate(s) that should be considered for movement, such as the most
critical gates and their adjacent neighbors. Next, a set of candidate assignments is com-
puted for each movable gate; if desired, these candidates can satisfy current constraints
in the physical synthesis f ow, such as avoidance with obstacles, keep-out regions, etc.
Finally, a timing arc is extracted for each pair of candidate assignments.
Selection of movables. The task of selecting a set of movable gates is shared by many
timing-driven placement algorithms. Since our transformation can be enacted by any high-
level controller, we are free to assume that an external mechanism chooses individual gates
for relocation (e.g., such as all imbalanced latches [83]). In expanding the movable logic
to include additional gates, various heuristics have been proposed that incorporate the
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degree of neighbors’ criticality [69, 122]. We combine the criticality adjacency network
of [69] with an N-hop neighborhood, in which any gate within N steps of the targeted
gate is included in the set of movable cells; however, we stress that our core timing-driven
placement engine can be parametrized with any well-formed gate-selection strategy. All
peripheral gates connected to the movable logic are collected to form a set of f xed nodes.
Selection of candidate assignments. After the set of movable gates has been de-
termined, we precompute a discrete set of candidate assignmentsfor each. Our method
imposes no restrictions on how these candidates are obtained, as there are several possible
strategies ranging from simple to exotic. In the case of placement, examples include the
following:
• For a gate whose current coordinate is (x, y), consider the candidates:
(x + ∆x, y)
(x−∆x, y)
(x, y + ∆y)
(x, y −∆y)
for a given (∆x, ∆y), in addition to the current coordinate of the gate. Such a set
corresponds to the directions up, down, left, and right.
• The closest feasiblelocations to each of the candidates in the above set (i.e., respect-
ing blockages and large f xed macros).
• The n nearest feasible locations closest to the gate’s current coordinate, for some
specif ed number n.
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• A set of m or more locations obtained by m other incremental timing-driven place-
ment algorithms for single gates.
The precomputation of candidate assignments bears some resemblance to graph-based
approaches to buffer insertion [38]; however, it ref ects a signif cant deviation from the
vast majority of existing incremental timing-driven placement approaches that assume a
continuous (and globally feasible) geometric plane. Refer to Figure 5.2 for an example in
which each of f ve movable gates (b, c, d, e, and f) has between two and four candidates
each. The presence of a single large macro prevents candidate locations from appearing
toward the center of the subcircuit.
Although our experiments are limited to multi-move placement, it is important to note
that candidate assignments need not necessarily be new physical locations; for instance,
cell f is shown to have two possible sizes, indicating different candidate power levels for
the gate. Similar assignments can be obtained if considering dual threshold voltage (Vt)
levels [63]. As will be demonstrated later, this generalization permits the simultaneous op-
timization of placement and other transformations, in a similar spirit to [20] but imposing
discrete (rather than continuous) values.1
Disjunctive timing model. The f nal step in our problem formulation is to construct
a conditional timing arcfor each pair (li, lj) of candidate assignments between source
and sink, which specif es the delay that would occur between them. We refer to the arcs
between these nodes as being conditionalsince they depend on the chosen candidate(s).
Our algorithm makes no assumptions about the correlation between the values of these
1In practice, a discrete set of candidate values is more appropriate when working with a predef ned cell
library, and discretization from continuous values is NP-complete in general [64].
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timing arcs, and any delay model may be used. For instance, half-perimeter wirelength
(HPWL) may be used to create a linear-delay model if rebuffering will be performed as a
postprocessing step. In this case, delay is a pure function of geometric location:
delay(li, lj) = τ ∗ dist(li, lj) (V.3)
where τ is a technology dependent parameter equal to the ratio of the delay of an optimally-





Alternatively, if rebuffering will not occur, more elaborate and accurate timing models
are appropriate. For instance, the Elmore delay model captures a quadratic function of
wirelength on 2-pin nets:
delay(li, lj) = KD ∗ r ∗ dist(li, lj) ∗





The delay between gates on higher degree nets may be obtained by querying a full-blown
industrial timing engine, reconstructing Steiner trees from scratch [18] or via topological
repair [4], or instead by cheaper methods of estimation [9].
The disjunctive timing graph. In the previous paragraphs, we identif ed the three
major components in our formulation of incremental timing-driven placement: selection
of movable gates, selection of candidate assignments, and generation of conditional timing
arcs. We now formally def ne an extension of the classical timing graph that captures these
attributes:
Definition: A disjunctive timing graphG is def ned by a tuple (V, C, E), where (as in the













































































Figure 5.3: The disjunctive timing graphfor our running example. Each timing arc be-
tween a pair of candidate assignments has a distinct value; the actual arc be-
tween any two meta-nodes in a complete solution depends on the candidates
chosen.
and a pair of vertices, u, v ∈ G, are connected by a directed edge e(u, v) ∈ E if there is
a connection from the output of gate u to the input of gate v. The additional parameter C
is a mapping from any gate v ∈ V to a set of candidate assignments {v1, ..., vCv}. Each
edge has an associated conditional delay function, δ(ui, vj) → ℜ+, indicating the delay
between any pair of candidates ui and vj. 
The disjunctive timing graph encodes all combinations of pairwise net delays, with
each vertex corresponding to a meta-noderepresenting a set of candidates. See Figure 5.3
for an illustration corresponding to our example. In subsequent sections, it will be useful
to refer to a solution to a disjunctive timing graph, which is obtained simply by selecting
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a candidate for each gate and extracting the appropriate timing arcs.
Definition: A solutionS to a disjunctive timing graph G is a mapping V → C(V ), in
which a single candidate is selected from the domain of each gate v in V . A solution
corresponds to a traditional timing graph G′ = (V ′, E′), in which the vertices V ′ of G′
correspond to the candidates selected from G, and the weight of each edge e′(u, v) ∈
E ′ is taken from δ(ui, vj), where ui and vj are the candidates chosen for gates u and v
(respectively). 
A solution S to a disjunctive timing graph is deemed optimalwith respect to an objec-
tive function O (e.g., worst negative slack, or delay) if the value O(S) is as good or better
than O(S ′) for every other solution S ′. Observe that, in contrast to a traditional timing
graph, a simple longest path calculation through the disjunctive graph does not suff ce,
even if optimizing for delay; such a computation maximizes the longest path, whereas we
instead seek to select a set of candidates such that the longest path is minimized.
5.4 Our Simultaneous Placement and Gate-Sizing Algorithm
The previous section alludes to one possible algorithm for the optimization of a dis-
junctive timing graph: generate every possible solution S, evaluate its cost, and return
the best solution, an approach generally referred to as exhaustive enumeration. How-
ever, when considering even moderately-sized problems, the computational expense of
this brute-force procedure may be prohibitively expensive. In particular, given M mov-
able gates and C candidates per gate, a total of CM solutions will be considered, with each
requiring a full pass of Static Timing Analysis to determine worst negative slack.















































Figure 5.4: Branch-and-boundcomputes an upper bound on the worst negative slack at
every node in search. Any partial solution that cannot improve upon the best
known is pruned.
strategy could consider the movement of each gate individually, choosing the location that
maximizes worst slack assuming all other gates are held f xed (requiring the generation of
M×C solutions). However, in many practical cases, it is impossible to improve timing by
moving only a single gate. For instance, suppose a large gate is being driven by a relatively
weak driver, in which case neither gate can be moved a signif cant distance from the other
without imposing an electrical violation. To accommodate a wide range of instances, our
algorithm must consider the simultaneous movement of multiple gates. In response, we
turn to the well-known algorithmic framework of branch-and-bound.
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Recursive branch-and-bound search. Branch-and-bound is a widely-studied, com-
monly used depth-f rst-search optimization technique. Rather than explore all possible
combinations of assignments, branch-and-bound prunes partial solutions based on esti-
mates of the objective function calculated during search. Backtracking occurs when-
ever the upper bound on the value of a partial solution is no better than that of the best
found. Recent work in the coupling of graph-based procedures with branch-and-bound
have demonstrated runtime reductions from days to seconds in f oorplanning domains [75],
although such advances have yet to be extended toward problems in timing-driven place-
ment.
In Figure 5.4, we display a possible search tree for our running example that has been
pruned as a result of bounding. The partial solutionS = {(b← b1), (c← c1), (d← d1)} is
eventually extended to form a complete solution; however, in exploring the partial solution
S ′ = {(b ← b1), (c ← c1), (d ← d2)}, search is aborted. By visual inspection of Figure
5.2, the distance between candidates c1 and d2 is relatively large, and contributes to an
excessively long delay in S ′.
In order to make branch-and-bound effective, one must choose intelligent metrics to
guide the process of node expansion. We identify two selection strategies for the branching
schedule: the gate ordering, used to determine which gates should be instantiated earliest
in search, and the candidate ordering, used to determine which partial solutions should be
attempted before others. For the former strategy, gates that fall along the critical path are
given highest priority; since it is the placement of these gates that has the highest impact





















Figure 5.5: The delay functions δ(c, d) and δ(e, f). Here we show the case where the par-
tial solution S includes the decisions (d ← d1) and (e ← e1). The weakened
delay values are δS(c, d) = 3 ps and δS(e, f) = 2 ps.
we order candidates by determining their effect on the bounding calculation, as described
in the next section.
Generalized static timing analysis. One question raised by the backtracking frame-
work is how to compute upper bounds on worst negative slack when only a subset of
candidate assignments have been chosen. Traditional versions of Static Timing Analysis
assume that all timing arcs have been f xed, whereas in our model, a disjunctive set of
choices remains until a leaf node (i.e., a fully instantiated solution) in search is encoun-
tered.
We resolve this by performing a generalized version of Static Timing Analysis, which
we call Generalized Static Timing Analysis(GSTA). In GSTA, each edge in the graph cor-
responding to a source/sink pair is replaced with the most optimistic (or least constraining)
possible timing arc. These weakened values may be safely propagated through the graph
in place of any particular timing arc. Actual arrival times, required arrival times, and slacks
are computed as is typically done in STA, using these weakened values during propaga-
tion. More formally, the actual arrival times and required arrival times for a partial solution
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RATCHET(Design D, int Iterations)
1. Gate G← SELECTTARGETEDGATE(D)
2. Set〈Gate〉M ← SELECTMOVABLES(D,G)
3. Set〈(Gate,Loc)〉 BestSol← CURRENTASSIGNMENTS(M )
4. for iter = 1, 2, ... Iterations
5. for each u ∈M
6. Set〈Loc〉 Cu← GETCANDIDATEASSIGNMENTS(u)
7. for each pair of adjacent gates u, v ∈M
8. for each candidate ui ∈ Cu
9. for each candidate vj ∈ Cv
10. arcsu,v(ui, vj)← GETTIMINGARC(ui,vj)
11. SOLVE(⊘, M , C , arcs)
12. return BestSol
SOLVE(Set〈(Gate,Loc)〉 S, Set〈Gate〉 U , Set〈Set〈Loc〉〉 C , arcs)
1. if (WORSTSLACKUB(S, arcs) ≤WORSTSLACK(BestSol, arcs))
2. return
3. if (TERMINATIONCRITERIONREACHED()) // timeout, # nodes, ...
4. return
5. if (U = ⊘)
6. BestSol← S; returnCu
7. u← CHOOSEMOVABLE(U )
8. Set〈Gate〉 U ′ ← U − {u}Cu
9. for each candidate ui ∈ Cu
10. Set〈(Gate,Loc)〉 S′ ← S ⋃{(u, ui)}au
11. COMPUTEDAG(S′, arcs)
12. SOLVE(S′, U ′, C , arcs)
Figure 5.6: Pseudocode for the RATCHET algorithm.
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Since these weakened delay values must hold in any fully instantiated solution, the sound-
ness of the procedure is preserved. Although the worst slack estimate calculated from this
procedure may not be achievable in any complete solution,2 we are guaranteed that no
extension of the partial solution can improve upon it.
If a candidate assignment for one movable gate has been chosen, some entries in the
conditional delay function may be disregarded. For instance, in Figure 5.5, we consider
the case when the partial solution S includes the decisions {(d ← d1), (e ← e1)}. Since
no extension of this particular search node will consider the selection of candidate d2, an
entire column of entries can be ignored, raising the optimistic delay of the conditional
function δS(c, d) up to 3ps from 2ps. A similar effect is observed for δS(e, f). If both
gates have been instantiated with candidate assignments, the actual timing arc between
those specif c candidates may be used.
To address issues such as resource contention (i.e., when two different gates attempt
to take the same location), one may check for such conf icts during search, backtracking
accordingly. Alternatively, such locations may be pre-processed prior to search, so that
only one location appears as the candidate of any cell.
Observe that in the case that all gates have only a single candidate assignment (or,
2Interestingly, for subcircuits whose topology is that of a tree, a slight variation of GSTA can provide
provably achievable upper bounds; however, due to space limitations, we omit the details in this 6-page
submission.
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equivalently, that a single candidate has been chosen for each movable gate), General-
ized STA reduces to traditional STA. It should also be noted that our branch-and-bound
technique is an anytimealgorithm, and may be interrupted prior to completion to obtain a
suboptimal solution (e.g., based on a timeout limit, maximal number of nodes, etc.).
The complete flow. In Figure 5.6, we present the full pseudocode for our algorithm,
named RATCHET. After selecting the targeted gate (line 1) and its surrounding movable
neighbors (line 2), the current location of each gate is stored into the best known solution
(BestSol). The algorithm then repeats the remaining steps for a given number of Iterations
(line 4). Within each iteration, candidate assignments for each movable gate are computed
(lines 5 – 6), as well as the appropriate timing arcs for pairs of candidate assignments
between adjacent gates (lines 7 – 10). These data are passed to the recursive function
SOLVE (line 11). Upon its return (line 12), the optimized solution will be stored in BestSol.
Function SOLVE is given the current partial solution of candidate assignments to gates
(S), the unassigned gates (U), the candidate assignments (C), and the timing arcs (arcs).
If branch-and-bound detects that worst slack cannot be improved in any extension of this
node, search is aborted (lines 1 – 2). Similarly, if any other termination criteria have been
reached (such as a timeout limit, or a maximal number of search nodes), the function
return as well (lines 3 – 4). If a leaf node in the search tree has been reached (line 5), the
fully instantiated solution is recorded as the best known (line 6). Otherwise, a movable
gate is selected heuristically (line 7), removed from the set of unassigned gates (line 8),
and each of its candidate assignments is attempted (line 9). For each location, the partial
solution is extended appropriately (line 10), and the DAG is recomputed to ref ect the new
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Name # gates # mov. # nets init slack init FOM
ibm-ps-01 3 1 2 -549 ps -549 ps
ibm-ps-02 4 2 3 -522 ps -801 ps
ibm-ps-03 6 3 5 -260 ps -477 ps
ibm-ps-04 8 4 6 -758 ps -1516 ps
ibm-ps-05 15 7 15 -943 ps -1986 ps
ibm-ps-06 18 9 16 -411 ps -1174 ps
ibm-ps-07 19 10 17 -1171 ps -3513 ps
ibm-ps-08 21 13 18 -288 ps -2537 ps
ibm-ps-09 34 15 33 -307 ps -2726 ps
ibm-ps-10 58 21 57 -782 ps -1863 ps
ibm-ps-11 96 29 103 -297 ps -2927 ps
ibm-ps-12 164 49 205 -252 ps -2149 ps
Table 5.1: Path Smoothing Benchmarks
Exhaustive Enumeration RATCHET (B&B)
Name old slack old FOM new slack new FOM cpu (s) new slack new FOM cpu (s)
ibm-ps-01 -549 ps -549 ps 0 ps (24.95%) 0 ps 0.01 0 ps (24.95%) 0 ps 0.01
ibm-ps-02 -522 ps -801 ps -231 ps (13.23%) -450 ps 0.03 -231 ps (13.23%) -450 ps 0.05
ibm-ps-03 -260 ps -477 ps -25 ps (10.68%) -36 ps 0.2 -25 ps (10.68%) -36 ps 0.04
ibm-ps-04 -758 ps -1516 ps -153 ps (27.50%) -307 ps 0.52 -153 ps (27.50%) -307 ps 0.03
ibm-ps-05 -943 ps -1986 ps -704 ps (10.86%) -1388 ps 0.92 -704 ps (10.86%) -1388 ps 0.05
ibm-ps-06 -411 ps -1174 ps -180 ps (10.50%) -571 ps 3.2 -180 ps (10.50%) -571 ps 0.08
ibm-ps-07 -1171 ps -3513 ps -897 ps (12.45%) -2690 ps 7.4 -897 ps (12.45%) -2690 ps 0.2
ibm-ps-08 -288 ps -2537 ps -62 ps (10.27%) -200 ps 14 -62 ps (10.27%) -200 ps 0.43
ibm-ps-09 -307 ps -2726 ps -148 ps (07.23%) -870 ps 68 -148 ps (07.23%) -870 ps 0.69
ibm-ps-10 -782 ps -1863 ps -513 ps (12.23%) -1492 ps 129 -513 ps (12.23%) -1492 ps 0.58
ibm-ps-11 -297 ps -2927 ps -132 ps (07.50%) -2293 ps 290 -132 ps (07.50%) -2293 ps 1.52
ibm-ps-12 -252 ps -2149 ps -19 ps (10.59%) -77 ps 430 -19 ps (10.59%) -77 ps 1.55
avg. -545ps -1852ps -255ps (13.17%) -865ps 78.61 -255ps (13.17%) -865ps 0.44
Table 5.2: Experimental Results on a large industrial design with a 2.2ns clock.
assignment (line 11). The function then recurses (line 12) and returns when all candidates
have been attempted.
RATCHET is meant to be applied in an iterative fashion; each call perturbs the location
of movable gates, and a fresh set of candidate assignments are generated from this new
solution. This process continues until a maximal number of iterations are attempted, or a
threshold on minimal improvement cannot be met. In the unlikely event that a solution is
found to degrade timing (for instance, if delay values for the model had been inaccurately




In order to evaluate the eff cacy of RATCHET, we extracted twelve subcircuits from a
large, modern 65nm industrial design that contains several macros, keep-out regions, and
other blockages. A summary of these subcircuits is given in Table 5.1.
Since the disjunctive nature of our problem formulation escapes the expressive power
of LP formulations in previous work, we compare our full implementation of RATCHET
against a simple variation on the aforementioned brute-force approach of exhaustive enu-
meration. For this set of experiments, we limit run RATCHET with a controller that selects
imbalanced latches, and vary the number of movable gates to measure scalability. For
candidate selection, we select four locations around the chip (effectively, the legalized po-
sitions corresponding to coordinates to the right, the left, above, and below each movable
gate). Any duplicate locations after the legalization process are lumped into a single can-
didate. Exhaustive enumeration is, as expected, capable of producing optimal solutions,
but with a signif cant runtime penalty. Our branch-and-bound algorithm is able to improve
worst negative slack and TNS on all subcircuits with comparatively negligible runtime.
5.6 Conclusions
The path smoothing problem in timing-driven placement is one that fundamentally ad-
mits a discrete solution space, and requires a corresponding methodology to eff ciently
perform discrete optimization. In response, we have proposed a new direction for incre-
mental, timing-driven physical synthesis that directly optimizes timing objectives using
accurate, high-f delity models. RATCHET couples the graph-based techniques of static tim-
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ing analysis with a powerful branch-and-bound strategy to achieve eff cient optimization
of critical paths in late stages of ref nement. In contrast to prior efforts that approximate
timing objectives using weighted-wirelength drivenmetrics, our approach maintains a high
degree of accuracy by explicitly encoding placement alternatives into a disjunctive timing
graph. We have also developed a method of Generalized Static Timing Analysisneces-
sary to obtain upper bounds on worst negative slack (WNS) when only a subset of gates
have been assigned to their respective locations, leading to an eff cient branch-and-bound
algorithm shown to improve the solution quality of large industrial designs.
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PART III




In a complete physical synthesis f ow, many optimizations are applied to critical paths
that are already optimized by a series of powerful transformations, as described in Chapter
II. Transforms that can further improve the timing of such paths are invaluable for timing
closure. Finding such transformations and applying them eff ciently is very challenging.
To this end, we explore new techniques for logic cloning (gate duplication) to improve
timing closure in a physical synthesis environment.
With a buffer-aware interconnect timing model, new polynomial-time optimal algo-
rithms are proposed for timing-driven cloning, including f nding appropriate sink parti-
tions (fan-out identif cation) for the original and the duplicated gates, as well as optimized
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physical locations for both gates. In particular, we present an O(m)-time optimal algo-
rithm to maximize the worst slack if the original gate is movable, and an O(m logm)-time
optimal algorithm if the original gate is f xed, where m is the number of fan-outs. To the
best of our knowledge, this work is the f rst to consider the timing-driven cloning problem
under a buffer-aware interconnect delay model.
6.1 Introduction
Physical synthesis is a complex process that combines physical design with netlist
restructuring to achieve design closure. As described in Chapter II, physical synthesis typ-
ically consists of several stages including placement, legalization, critical-path optimiza-
tion, etc. Among these stages, the critical-path optimization stage is particularly important.
It takes a design that is legally placed and initially optimized for timing, and restructures
critical paths by applying a multitude of different transformations, such as gate sizing,
Vth tuning, and buffering. It is usually not diff cult to improve timing early in a physical
synthesis f ow. However, it is more challenging to improve timing if the circuit has been
optimized by a series of powerful transformations in a physical synthesis f ow.
Timing closure requires a variety of netlist transformations, each addressing certain
problematic structures. In this chapter, we design several highly eff cient cloning tech-
niques, also known as cell replication techniques, to improve delay along critical paths.
Cloning is not a new synthesis optimization; Brglez [60] and Hwang et al. [47] use cloning
as a mechanism to reduce net-cut during partitioning, and cloned gate placement has
been studied in the FPGA domain [22, 57]. Since cloning helps in reducing the total
capacitance loading of a high-fanout net, many existing techniques focus on technology-
104
independent delay optimization [21, 68, 107]. A variant cloning problem that considers a
load-dependent gate delay model and zero-wire delay is known to be NP-complete [107].
Under the same delay model, a cloning in sink-to-source order can improve the timing of
a technology-mapped circuit [108]. Due to the computational complexity of the problem,
heuristics are often proposed to speed up the technique. However, all of these techniques
neglect two key features of the problem: interconnect delay and the placement of the du-
plicated gate. Thus, these models can be used in the logic synthesis stage of design but
will be less applicable during the core stages of a physical synthesis f ow.
For modern technologies, previous cloning algorithms are largely ineffective for critical-
path optimization because they ignore wire delay, buffering and placement. This is ex-
plained in part by interconnect scaling, which has only recently necessitated that buffers
be inserted on nearly all global nets to overcome wire resistance [101]. Consequently,
when one wants to apply cloning to improve path delay, buffers that have been inserted
previously limit the scope of cloning for timing improvement. To make cloning effective,
one must account for buffers by considering only non-buffer sinks, and re-buffering the
resulting circuit.
To the best of our knowledge, the only work which handles both cloning and buffer
insertion in the placement stage is BufDup [13]. Unfortunately, they consider cloning and
buffer insertion separately. In addition, BufDup uses a timing-oblivious, simple k-means
based clustering algorithm to partition the fanout gates. It does contain a timing-driven
post-processing step, but it can only be used to balance the capacitance loading of the
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(c) New circuit after cloning consid-
ering buffering.
Figure 6.1: Example of interconnect-driven cloning. The arrival times of F1 and F2 are 0.
The required arrival times of S1 and S2 are 5. For simplicity, this example uses
gate delays of 0.
based on a linear-delay model [6, 79] with the knowledge that buffered interconnect delay
is linearly-proportional to its length (see Chapter III). This model handles simultaneous
buffering and cloning in an abstract and unif ed way. Adoption of such a delay model
also helps to reduce the complexity of the gate cloning problem. This work reveals that
cloning with a buffer-aware linear-delay model can be accomplished very eff ciently (in
polynomial time).
Other works on simultaneous timing-driven gate placement and buffering are related
to this problem. RUMBLE (see Chapter III) uses a linear-delay buffering model and lin-
ear programming techniques to solve the timing-driven latch and gate placement problem
considering practical constraints. Pyramids uses computational geometry techniques to
eff ciently solve a one gate placement problem with a similar delay model [70]. Note that
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the timing-driven gate placement problem is subsumed by the timing-driven gate cloning
problem, since a f xed sink partitioning reduces the cloning problem to the gate placement
problem. Thus, the cloning problem is complicated by the need to f nd sink partitions and
gate placements simultaneously.
An example of simultaneous cloning and buffering is shown in Figure 6.1. The arrival
times of F1 and F2 are 0, and the required arrival times of S1 and S2 are 5. Consider the
situation in Figure 6.1(a) where we consider cloning gate P . There are two sinks S1 and S2
with slacks +1 and -1. The delays from fan-ins F1 and F2 to P are 1 and 3 respectively, as
are the delays from P to S1 and S2, including the delay of buffers and wires along the path.
If we clone P to P ′ while leaving the original buffer trees intact, we may get the result
shown in Figure 6.1(b) in which P ′ is placed very close to P , and the slack only improves
to -0.5. Here the new location of P ′ is restricted by the buffers that must drive both P and
P ′. However, if one restructures the buffering solution to eliminate this constraint, one can
obtain the superior solution in Figure 6.1(c) which increases both slacks to +1 and obtains
the physically shortest possible paths from F1 and F2 to S1 and S2. This example suggests
that one must consider buffering and cloning together to effectively reduce delay.
Timing-driven buffering alone can be computationally expensive when used exces-
sively [103]. It is also diff cult to use it to derive any guidance for simultaneous cloning
and buffering. To be most accurate, one should explore all possible partitionings of sinks
for each net, f nd gate placements (i.e, with the technique in Chapter III), re-buffer with
dynamic programming, and legalize the design. The whole process is too expensive for
modern designs with hundreds of thousands of nets. It may also waste the majority of its
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runtime, because in many cases the new solution may be worse than the old solution, and
will therefore be retracted.
Unlike the above approach, we use abstract timing models and build a theoretical guide
on top of them. In our approach, the effect of buffering is modeled by a linear-delay model,
introduced in Chapter III. Our algorithms guarantee optimality under this delay model,
and can also be used as a f lter to identify a group of critical gates that may benef t from
cloning. Even if our solution does not f x all timing problems, one can still apply more
accurate gate placement techniques based on our sink partitioning and re-buffer on a small
group of nets. In that way, success rate and the total turn-around-time will be improved.
The main contributions of this chapter are summarized as follows.
• We propose several polynomial-time optimal algorithms for simultaneous timing-
driven cloning and buffering under a linear-delay model. Our algorithms “see through”
buffer trees in the original circuit.
• For circuits surrounding a movable object, an O(m)-time algorithm to compute the
optimal cloning that maximizes worst slack is proposed, where m is the number of
fanouts.
• For circuits surrounding a f xed object, we present an O(m logm)-time algorithm to
compute the optimal cloning.
For the remainder of this chapter, we assume that load-based cloning techniques have
already been applied during logic synthesis or an early design stage, and we will not
focus on the problem of reducing capacitive load. Also, buffering should have processed
all high-fanout nets before the cloning we propose. The techniques in this chapter are
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designed primarily for gates driving substantial interconnect delay (medium-length and
long nets).
6.2 Background and Preliminaries
We outline our problem formulation as follows.
Linear Buffered-Path Delay Model. Recall the linear-delay model introduced in
Chapter III. The delay along an optimally buffered interconnect of length l is given
by delay(l) = τ · l, where τ is a technology dependent constant. In general, τ de-
pends on the buffer library size and the input slew rate. In this chapter, we refer to
τ = delay(wire)/length(wire).
Problem Formulation. The circuit for the cloning problem is a directed graph G =
(V, E), where V = {P} ∪ F ∪ S, and E = (F × {P}) ∪ ({P} × S). Vertex P is the
targetgate to be duplicated, F is the set of fan-in gates that drive P with size n, and S
is the set of fan-outgates that P drives with size m.1 Every gate g ∈ V is a logic gate
performing certain logic functions, such as AND, OR, XOR but not buffers or inverters,
and is associated with physical coordinates (X(g), Y (g)). If there are any buffers/inverters
in the circuit that are fan-ins or fan-outs of P , we will look through them to f nd the f rst
non-repeater logic gate. Each fan-out gate Si ∈ S, is associated with required arrival time
RAT (Si) at its input pin, and each fan-in gate Fi ∈ F is associated with arrival time
AAT (Fi) at its output pin.
The location of each gate in S and F can not be changed in our problem formulation,
and we refer them as fixedgates. Note that these gates may be allowed to move during
1Without loss of generality, we assume n and m are of the same order for simplicity of the complexity
analysis.
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other transformations (e.g., legalization after cloning) but their locations are constrained
during cloning to simplify the analysis. It may also be the case that they are f xed by
designers who want to keep certain gates in specif ed locations, or in a late stage of the
design f ow, one prefers minimal perturbation to the design for stability. Gate P may be
movable or f xed.
After cloning, we create a duplicated gate for P , denoted by P ′. Finding a location
for P ′ is one objective of this work. The graph G becomes G′ = (V ′, E′), where V ′ =
P ∪ P ′ ∪ F ∪ SP ∪ SP ′ , E ′ = (F × P )∪ (P × SP )∪ (F × P ′) ∪ (P ′ × SP ′). In G′, each
fan-in gate Fi is also connected to the duplicated gate P ′, but fan-out gates S are divided
into two disjoint sets SP and SP ′ such that SP ∪ SP ′ = S, and SP ∩ SP ′ . SP is the set of
fan-out gates that P drives, and SP ′ is the set of fan-out gates that P ′ drives. We refer to
the division of S into SP and SP ′ as a sink partitioning, and SP and SP ′ as sink partitions.
All other notations pertaining to G are valid for G′.
For each edge e = (g1, g2) in G and G′, the Manhattan length of edge e is dis(e) =
|X(g1)−X(g2)|+ |Y (g1)−Y (g2)|, where g1 ∈ F ∪P ∪P ′, and g2 ∈ P ∪P ′ ∪S. Recall
that all multi-pin nets will be broken into 2-pin nets with a linear-delay model. For each
edge e, edge delay is D(g1, g2) = τ · dis(e). Each edge is also referred as a “net” where
g1 is the driver, and g2 is the sink.
For gates P and P ′, we denote their gate delays by D(P ) and D(P ′), respectively.
In this chapter, we treat these gate delays as constants. This is fairly accurate since we
maintain that buffering must be performed with cloning, and after that, the load of P and
P ′ will remain almost the same. Gate sizing can be performed before or after cloning if the
110
original driver is too weak or strong, which will further control the error of this constant
gate delay model.
For a gate g in P ∪ P ′, the required arrival time at the output pin of g is RAT (g) =
min
Si∈S
{RAT (Si)−D(P, Si)}, where S is the set of its fan-out gates. The arrival time at the
output pin of g is AAT (g) = max
Fi∈F
{AAT (Fi) + D(Fi, P )}+ D(g), where F is the set of
its fan-in gates. The slack of a gate g is Q(g) = RAT (g)− AAT (g).
Without loss of generality, we set gate delaysD(P ) andD(P ′) to zero in the following
discussion to simplify the analysis. All algorithms are still valid as long as gate delays are
constants.
It is easy to see that the slack of P and P ′ determines the slack of the circuit G and G′.
For circuit G, we have Q(G) = Q(P ), and for G′, we have Q(G′) = min{Q(P ), Q(P ′)}.
For each edge (net) e = (g1, g2) ∈ E ∪ E ′, we def ne the slack of e as
Q(e) = RAT (g2)−D(g1, g2)− AAT (g1). (VI.1)
Note that Q(G′) = min
e∈E′
Q(e) and Q(G) = min
e∈E
Q(e).
Cloning Problem: Given a graph G = (V, E), where P is the target gate, RAT for all
fan-outs Si, AT for all fan-ins Fi, and a linear-delay constant τ , create a cloned gate P ′ for
P , which induces a new graphG′, f nd SP , SP ′ and locations of P ′ and P (if P is movable)
such that Q(G′) is maximized.
In contrast to most previous work which only identif es the partitions SP and SP ′ , our
algorithms will not only provide a partitioning of fan-outs, but also the placement of P and
P ′ [68,107]. If the solution is worse than the original circuit, no cloning will be performed.
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6.3 Fast Timing-Driven Gate Cloning
In this section, we present our algorithms for the cases where P is movable and P is
f xed. We start with several new concepts.
Best Region and Best Arrival Arc Segment.Recall that the set of fan-in gates F is
connected to both the original gate P and the duplicate gate P ′ after cloning. The set of
fan-out gates S is split into two disjoint sets (partitions)SP and SP ′ such that S = SP∪SP ′ .
Treat the whole circuit image as a 2D planeH . For each fan-in gate Fi in F , the arrival
time at any point v inH is AAT (Fi)+D(Fi, v), and D(Fi, v) = τ · dis(Fi, v). Therefore,
if we place a gate at v with the fan-in set F , according to static timing analysis
AAT (v) = max
Fi∈F
{AAT (Fi) + D(Fi, v)}.
Clearly, AAT (v) is a 2D function, parametrized by the location v. Def ne the set of points
minimizing AAT (v) on the plane H as
K(F ) = {a ∈ H|AAT (a) ≤ AAT (v)
∀v∈H
}.
So K(F ) is the set of points which have minimum arrival time for all fan-ins. In the
following, we will show that K(F ) is either a single point or a line segment with 45◦
slope. Refer to Figure 6.2 and 6.3 for examples of K(F ).
If there is only a single fan-in F , it is obvious that K(F ) is the same point as the








Figure 6.2: An example of arrival time arcK(F ). dis(F1, K(F )) = 4, dis(F2, K(F )) = 2,
τ = 1.
























{a ∈ H|AAT (F1) + D(F1, a) = AAT (F2) + D(F2, a)},
if |AAT (F1)− AAT (F2)| ≤ D(F1, F2);
vF1 , if AAT (F1) > AAT (F2) + D(F1, F2);
vF2 , if AAT (F2) > AAT (F1) + D(F1, F2);
Here vFi refers to the location of fan-in gate Fi. In the f rst case, where the difference
between the arrival time at F1 and F2 is smaller thanD(F1, F2),K(F ) is aManhattan Arc,
which is a segment with slope 45◦ or −45◦ in the bounding box of F1 and F2. This slope
will always be 45◦ or −45◦ as long as technology dependent coeff cient τ is a constant.
Note that when F1 and F2 are either horizontally or vertically aligned, K(F ) is a point,
which is a degenerate case of a Manhattan Arc. For the other two cases, where one of the
arrival times dominates the other, K(F ) is at the location of one of the fan-in gates.
Denote the set of points minimizing AAT (v) for fan-ins F1, . . . , Fi by K(Fi). If we
have more than two fan-ins, we will f rst formK(F2) for F1 and F2, and then mergeK(F2)
with F3 to get K(F3). K(F3) will be another Manhattan Arcor a single point, depending
on the relationship among AAT (K(F2)), AAT (F3), and dis(K(F2), F3) which is the
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shortest Manhattan distance between F3 and K(F2). Repeating this procedure for all fan-
ins, we can f nd the f nal K(F ). This bottom-up merging process is very similar to the
Deferred-Merge Embedding (DME) algorithm in clock tree construction [19] though the
goal there is to get a zero skew arc. With a similar procedure to the one shown in [19], it is
not hard to prove that K(F ) is always a Manhattan Arcor a single point, and our merging
process guarantees that K(F ) will have minimum arrival time for all fan-ins.
In the rest of this chapter, we denote the arrival time arc by K(F ) (a point can be
considered a degenerate case of an arc), and the arrival time on this arc as AAT (K(F )).
An example of K(F ) for two fan-ins is shown in Figure 6.2.
Similarly, we can f ndK(S), the set of points maximizingRAT (v) on the planeH , for
the set of fan-outs S. We denote the required arrival time arcby K(S) and the required
arrival time on this arc by RAT (K(S)). Refer to Figure 6.3 for an illustration of K(S) in
an example. With a procedure similar to that in [19], it is easy to prove that computation
of K(F ) and K(S) takes O(m) time assumingm and n are of the same order. Also, given
any order of fan-ins and fan-outs, denote the arrival time arcfor the set of gates F1, . . . , Fi
by K(Fi), and the required arrival time arcfor the set of gates S1, . . . , Si by K(Si). We
can compute all values of K(Fi) and K(Si) in O(m) time with dynamic programming by
incrementally updating and storing all arcs. Therefore, the amortized cost for computing
each K(Fi) and K(Si) is constant. We introduce the following lemma to be used in
Section 6.3.
Lemma VI.1 It takesO(m) time to computeK(F ), K(S), and all values ofK(Fi) and
K(Si). The amortized cost of computing eachK(Fi) andK(Si) is O(1).
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The next lemma states that for any point in the plane, its arrival time (required arrival
time) can also be represented by the arrival time atK(F ) (K(S)) and the shortest Manhat-
tan distance between the point and K(F ) (K(S)). The proof is straightforward, it is based
on the merging process and the fact that computation of arrival time (or required arrival
time) is a max (min) operation.
Lemma VI.2 For any pointv in the planeH, AAT (v) = AAT (K(F ))+τ ·dis(K(F ), v),
andRAT (v) = RAT (K(S))− τ · dis(K(S), v).
Now we will introduce the concept of Best Region. Def ne Z(F, S) as a region formed
by K(F ) and K(S),
Z(F, S) = {v ∈ H|dis(v, K(F )) + dis(v, K(S)) = dis(K(F ), K(S))},
where dis(v, K(F )), dis(v, K(S)) and dis(K(F ), K(S)) are the shortest distances be-
tween a point or Manhattan Arcand another point or Manhattan Arc. When K(F ) and
K(S) are both single points, then Z(F, S) is the rectangle bounding box formed by the
two points. Other examples of the region Z(F, S) for different shapes of K(F ) and K(S)
are shown in Figure 6.3.
It is easy to show that for any point v outside region Z, it will have dis(v, K(F )) +
dis(v, K(S)) > dis(K(F ), K(S)), and no point exists inH with dis(v, K(F ))+dis(v, K(S)) <
dis(K(F ), K(S)). Also, all points in region Z will have the same slack
Q(Z(F, S)) = RAT (K(F ))−AAT (K(S))− τ · dis(K(F ), K(S)).











Figure 6.3: Examples of the region Z. (a) Both K(F ) and K(S) are −45◦ line segments;
(b) K(F ) is a 45◦ line segment and K(S) is a −45◦ line segment; (c) K(F ) is
a 45◦ line segment and K(S) is a single point.
Theorem VI.1 Given the location of fan-in gatesF , fan-out gatesS, if the gateP is
placed inside a regionZ(F, S) formed with the above process, it achieves the maximum
slack.
Proof: If P is located outside of region Z with a bigger slack, then based on Lemma
VI.2 we have
Q(P ) = RAT (P )− AAT (P )
= RAT (K(S))− AAT (K(F ))− τ · (dis(K(F ), v) + dis(K(S), v))
< RAT (K(S))− AAT (K(F ))− τ · dis(K(F ), K(S))
< Q(Z(F, S)),
which contradicts the assumption.
We refer to region Z as the Best Regionsince it gives the region with the best slack.
We also refer to the above procedure to f nd Z as FIND-BEST-REGION. The runtime
complexity of FIND-BEST-REGION is O(m) since the only cost is to compute K(F ) and
K(S).
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Theorem VI.2 FIND-BEST-REGION finds Best RegionZ in O(m) time for a net withm
fan-outs.
Now we introduce the concept of Best Arrival Time Arc. We def ne Best Arrival Time
Arc B(F, S) as the intersection of K(F ) and Z(F, S). B(F, S) is part of K(F ), while
the detailed shape is decided by K(F ) and K(S). In examples illustrated in Figure 6.3,
B(F, S) is K(F ) in Figure 6.3 (a), a single point in Figure 6.3 (b), and a partial segment
of K(F ) in Figure 6.3 (c). From Theorem VI.1, we know that every point on B(F, S) still
achieves the maximum slack. Def ne the slack on B(F, S) as Q(B(F, S)), and we have
Q(B(F, S)) = Q(Z(F, S)). In next section, the concept of B(F, S) is used to design our
algorithm.
The case of movable original gate.In this section, we present the algorithm for the
case when the original gate P is movable. The main idea is to limit the solution search
space toK(F ), and then f nd Best Arrival Time ArcB(F, SP ) andB(F, SP ′) eff ciently by
dividing the plane into six regions (Figure 6.4) and using the unique properties of fan-out
slack of each region to f nd the best locations of P and P ′.
When P is movable, we are free to place both P and P ′. From Section 6.3, given a par-
titioning SP and SP ′ , we can simply place P and P ′ on the best arrival time arc B(F, SP )
and B(F, SP ′) to achieve the optimal solution. The goal is to f nd the partitioning, SP and
SP ′ , which gives best slack among all possible partitionings. However, without knowing
the partitionings,B(F, SP ) and B(F, SP ′) are not apparent.
An important observation is that both arcs must coincide with K(F ), which is known.
Therefore, rather than trying all partitionings, we will limit our solution search space for
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both P and P ′ to K(F ), which enables eff cient algorithms. This is the key observation
used to derive the partitioning and computation of best arrival time arcs. By limiting P
and P ′ on K(F ), we have AAT (P ) = AAT (P ′) = AAT (K(F )).
Lemma VI.3 If arrival time arcK(F ) is a single point, no cloning is needed.
Proof: If K(F ) is a single point, then B(F, SP ) = B(F, SP ′) is a single point. One
can place P at B(F, SP ) and achieve the maximum worst slack without cloning.
As stated in Section 6.1, we assume that the capacitive load of the gate is reasonable












Figure 6.4: The region division for the arrival time arcK(F ).
Now we discuss the case when K(F ) is a Manhattan Arc. Since both P and P ′ are
movable, we use P as an example in the following discussion. Without loss of generality,
we assume K(F ) is a 45◦ line segment (analysis for the −45◦ case is similar), as shown
in the Figure 6.4. Denote the lower-left and upper-right endpoint of K(F ) as i and j,
respectively. The plane H is divided into six regions, H1, H2, H3, H4, H5, and H6, based
on i and j as shown in Figure 6.4. Note that some fan-ins may be located outside region
H6 as shown in Figure 6.4 since the arrival time of all fan-in gates could be different.
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One can also refer Figure 6.2 as an example. For any fan-out gate Si in each region, we
analyze the relation between the slack of the edge (net) e = (P, Si) and the location of P
on K(F ). Note that Q(e) is purely determined by RAT (Si)−D(P, Si) since AAT (P ) =
AAT (K(F )).
Figure 6.5 shows the typical curves of edge slack vs. location of P on K(F ) for each
region. The horizontal coordinate is the distance along the line segment from point i to
point j. For example, if a fan-out is located in region H1, then when P is located at i,
we will get the maximum slack for this net, and when P is located at j, we will get the
minimum slack for this net. When a fan-out is located in H2, then when P is located from


























Figure 6.5: The slack vs. K(F ) curves for each region.
If we intersect all slack curves in the set SP (SP ′), a minimum slack curve can be gen-
erated by taking the minimum slack among all slack curves for each point on K(F ). The
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segment with maximum slack on this new curve will be the best slack we can achieve for
this set of fan-outs. This segment is either a level segment or a single point, as illustrated
in Figure 6.6. Let us refer to this segment as the Best Slack Segment. Then the corre-
sponding segment for the Best Slack Segmenton K(F ) is B(F, SP ) (B(F, SP ′)). Clearly,
we seek the partitioning with the greatest Best Slack Segment, and if we f nd it, the Best
Slack Segment, B(F, SP ) and B(F, SP ′) are also determined. Two examples of Best Slack













Figure 6.6: Examples of Best Slack Segment.
We have now two cases, namely, whether or not there are fan-outs in region H6.
The case when there are no fan-outs in regionH6. Consider Figure 6.5. By putting
all fan-out gates from H1 and H2 in one set (say SP ), and all fan-out gates from H3 and
H4 in another set (say SP ′), the Best Slack Segmentfor each set is the maximized since
it avoids potential intersection (i.e. fan-outs from H1 and H3). In that case, B(F, SP )
is a line segment on K(F ) starting from i, and B(F, SP ′) is a line segment on K(F )
starting from j. Fan-out gates from H5 can be put in either set and do not affect the results
since for every point in region H5, the distances to all locations on K(F ) are equal. This
partitioning is one of the best partitionings and achieves the best slack.
Lemma VI.4 If bothP andP ′ are movable, and no fan-out gates are located in the region
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H6, the cloning problem can be solved optimally inO(m) time.
Proof: If we put all fan-out gates from H1 and H2 in SP , all fan-out gates from H3
andH4 in SP ′ , and all fan-out gates fromH5 in either set, we have an optimal partitioning.
One of the optimal placement solutions places P at i and P ′ at j. The time complexity is
O(m), which is the time of computing K(F ). The case when the slope of K(F ) is −45◦
can be proved similarly.
From Lemma VI.4, it follows that
Lemma VI.5 If P is movable, and no fan-out gates are located in regionH6 ∪ H1 ∪ H2
(or H6 ∪H3 ∪H4), no clone is needed and optimal slack can be achieved by placingP at
j (or i).
Now we present the general algorithm.
The case when there are fan-outs in regionH6. A slack curve as shown in Figure
6.5 for any region H1, H2, H3, H4, H5 and H6 can be regarded as a trapezoid-like curve
(referred to as trapezoids for notational convenience henceforth) or a degenerate case (e.g.,
a line segment) of a trapezoid. Consider a graph containing slack curves corresponding
to all fan-out gates. In the following, a side of a trapezoid will be called a line segment.
The slope of any such line segment is one of 0◦, τ or −τ . A 0◦ line segment in a trapezoid
is called a level segment. In the degenerate case where the slack curve is a single line
segment, the level segment is def ned as the end point with maximum slack.
In all trapezoids, we f rst f nd the rightmost τ -slope line segment and the leftmost−τ -
slope line segment. For example, the left (right) side of the dotted t1 (t2) in Figure 6.7(a)
shows the rightmost τ -slope (leftmost −τ -slope line segment). The line segment of a
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trapezoid is rightmost (leftmost) if no line segment of the slope is to the right (left) of the






















Figure 6.7: Examples of slack curves versus locations: (a) an example that needs gate
duplication; (b) an example in which the rightmost and leftmost segments do
not intersect; (c) an example that does not need gate duplication.
First note that any point in a slack curve for fanout Si refers to the net slack Q(P, Si)
when placing P along i, j as def ned in Figure 6.4. Given a single slack curve t1, the best
slack it can achieve is the slack corresponding to the level segment. To achieve it, one can
place the gate anywhere along that level segment.
Case 1:When the rightmost τ -slope line segment and the leftmost −τ -slope line seg-
ment do not intersect, as shown in Figure 6.7(b), the lower level segment of all trapezoids,
which is the Best Slack Segment, determine the maximum worst slack and no gate dupli-
cation is needed. Note that in this case, pure line segments in regions H1, H2, H3 and H4
are considered as well, since they are degenerate cases of trapezoids. One can just place
P anywhere on that level segment and this achieves the best slack.
Case 2:When the rightmost τ -slope line segment and the leftmost τ -slope line seg-
ment intersect, f rst f nd the trapezoids that these two line segments belong to. Without
loss of generality, the identif ed trapezoids are as t1 and t2, respectively, in Figure 6.7(a).
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We compute the intersections of all other trapezoids with t1 and t2, and put them into the
sets SP and SP ′ formed by t1 and t2, respectively. All other trapezoids can be divided into
three groups.
Group A: For any trapezoid intersecting neither t1 nor t2, called a zero-intersecting
trapezoid, we arbitrarily assign it to a set. The zero-intersecting trapezoids will not im-
pact the worst slack. Note that if all trapezoids other than t1 and t2 are zero-intersecting
trapezoids, the lowest level segment in each of t1 and t2 is the Best Slack Segmentin each
set.
Group B:For any trapezoid intersecting only one of t1 and t2, called a one-intersecting
trapezoid, we can always assign it to the opposite set (formed by the line segment not
intersecting with it). For example, the trapezoid t3 in Figure 6.7(a) only intersects t2 and it
is assigned to SP formed by t1. The one-intersecting trapezoids will not impact the worst
slack as long as they are assigned appropriately. Note that if all trapezoids other than t1
and t2 are one-intersecting trapezoids, the lowest level segment in each of t1 and t2 is the
Best Slack Segmentof each set.
Group C: For any trapezoid intersecting both of t1 and t2, called a two-intersecting
trapezoid, we have two intersecting points. A two-intersecting trapezoid will be assigned
to the set containing the higher intersecting point. For example, both t4 and t5 are assigned
to the SP formed by t1. One then needs to f nd the two-intersecting trapezoid with lowest
level segment, such as t4 in Figure 6.7(a). Subsequently, the lowest level segment in t1,
t2 and t4 determines the Best Slack Segment. In Figure 6.7(a), the Best Slack Segment
for P is in t2. This means that P can be anywhere between a, b and P ′ can be anywhere
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between c, d. For the partitioning of the set of fan-out gates S, P will connect to SP which
contains all the trapezoids assigned to SP determined by t1, and P ′ will connect to SP ′
which contains all the trapezoids assigned to SP ′ determined by t2. Note that the lowest
level segment of a two-intersecting trapezoid can be lower than the intersection of t1 and
t2, see, e.g., t5 in Figure 6.7(c). However, it will not impact our algorithm. This just means
that one cannot improve the slack by gate duplication since the worst slack is determined
by the level segment of t5.
The algorithm is optimal since the above two cases cover all possible situations and
in each situation, it is easy to see that the optimal solution is computed. In the algorithm,
one needs to f rst compute the rightmost τ -slope and the leftmost −τ -slope line segment.
If they do not intersect, the slack is determined by the lower level segment. Otherwise,
for each of the remaining m − 2 trapezoids, compute its intersections with t1 and t2. As-
sign the trapezoids to partitions accordingly based on their groups. For a two-intersecting
trapezoid, one also needs to record its higher intersection point. Next, f nd the trapezoid
with lowest higher intersecting point (e.g., t4 in Figure 6.7(a)), which takes linear time.
One can then immediately f nd the maximum possible worst slack the circuit can achieve
by comparing it with the level segment of t1 and t2. The above algorithm runs in linear
time.
Theorem VI.3 The optimal cloning can be computed inO(m) time if the original gate is
movable.
Pseudo-code of the algorithm appears in Figure 6.8.
The case of fixed original gate.When the original gate P is f xed, the algorithm in
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CLONING-MOVABLE
 Input: Graph G
 Output: Location of P and P ′, SP and S ′P
1 Find arrival time arc K (F ) given the set of fan-in gates F
2 if K (F ) is a point
3 Move P to K (F ) and return
4 Divide the placement region by K (F ) into 6 regions
5 if no Si in H6
6 Compute SP , S ′P , P , P
′ according to Lemma VI.4, return
7 Put all slack curves into a single graph
8 Find the rightmost τ -slope and leftmost −τ -slope line segment and trapezoids
9 if they do not intersect
10 Slack is determined by the lower level segment
11 else
12 Compute intersections between remaining trapezoids
with the above trapezoids and assign them to SP and S ′P
accordingly. Compute P and P ′ as above.
13 return the location of P and P ′, SP and S ′P
Figure 6.8: Our simultaneous cloning and placement algorithm for a movable gate.
Figure 6.8 does not work since we can not expect P to be placed on the arrival time arc
K(F ). Let us assume all fan-outs in S are sorted in a non-increasing order of RAT (Si)−
D(P, Si).
Lemma VI.6 There are at mostm uniqueQ(P ) values ifP is fixed.
Proof: Since P is f xed, AAT (P ) and D(P, Si) are constant. Then for all possible
partitionings,Q(P ) can only be one of the values amongRAT (S1)−D(P, S1)−AAT (P ),
RAT (S2)−D(P, S2)− AAT (P ), . . ., RAT (Sm)−D(P, Sm)− AAT (P ).
The above lemma states that if fan-out Si is in SP , then we can put all fan-outs Sj,
where j < i into SP , and Q(P ) does not change. With Lemma VI.6, we can start with
putting S1 in S(P ), while putting all other gates in S(P ′), and get the worst slack ofQ(P )
and Q(P ′). If Q(P ′) ≥ Q(P ), we can stop since we have found the possible best slack. If
125
CLONING-FIXED
 Input: Graph G , Original Slack Qori
 Output: Location of P ′, SP and S ′P
1 SORT S in non-increasing order of RAT (Si )−D(P ,Si)
2 for i = 1 to m-1
3 SP = {S1 . . .Si}, S ′P = S −SP
4 Call FIND-BEST-REGION to get the location of P ′
Compute Q(P) and Q(P ′)
5 if Q(P ′) ≥ Q(P)
6 break
7 Compare the solution with Qori and
return the location of P ′, SP and S ′P
Figure 6.9: Our simultaneous cloning and placement algorithm for a f xed gate.
not, we can put S1 and S2 in S(P ), which will decrease Q(P ), but may increase Q(P ′).
Again, if Q(P ′) ≥ Q(P ), this will be the best possible slack since further additions to
S(P ) can only decrease Q(P ). The pseudo-code of the algorithm is shown in Figure 6.9.
The sorting of S takesO(m log m) time. After S is sorted, we can compute allK(SP ′)
for all possible m cases in O(m) time based on Lemma VI.1. Each FIND-BEST-REGION
then takes O(1) time since AAT (K(F )) is a constant and K(SP ′) has been precomputed.
The total complexity is O(m log m).
An interesting corollary is that one solution to this problem involves disconnecting all
sinks from P and letting the cloned gate P ′ drive all fan-outs, then placing P ′ optimally.
If permissible, this case is similar to RUMBLE (see Chapter III), and we can compare the
solution with the above results and choose the best one. If this is undesirable behavior, we
can constrain the solution to include at least one sink driven by P .




To show the effectiveness of cloning and compare it to other optimizations, we f rst
create 100 testcases at the 45nm process node. We randomly created circuits with different
fan-ins and fan-outs and placed them in a region with the bounding box size ranging from
1mm to 15 mm. The number of fan-ins range from two to four, and the number of fan-outs
range from two to eight. We choose 16 buffers and inverters for the buffer insertion.
We implemented four different optimizations including cloning as follows, to show the
benef t of our techniques. They are
• Buffering: Timing-driven buffer insertion [67]. This optimization is treated as the
baseline to which all other optimizations are compared.
• RUMBLE: Moving the original gate and rebuffering as described in Chapter III.
• Clone1: Our cloning algorithm when the original gate is f xed.
• Clone2: Our cloning algorithm when both the original and duplicated gates can be
moved.
Before the optimizations RUMBLE, Clone1, and Clone2, we always perform buffer
insertion to f x slew rate violations and begin with reasonable timing. The results are also
compared to buffer insertion results (which means Buffering is the baseline). This is to
guarantee that any improvement we see from our techniques is due to cloning instead of
merely buffering the original net. In addition, we also use the RUMBLE algorithm inside
our cloning algorithms to determine the best gate location after a partitioning is f xed.
For each partition, we will perform RUMBLE to f nd the gate location and slack, and then
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choose the best solution for all partitions derived from our algorithm. Note that this is only
for comparison purposes, and one can apply our algorithm f rst to f nd the best partitioning
and only apply the RUMBLE algorithm once.
All algorithms including buffering and RUMBLE are implemented in C++ and tested
on an AMD Opteron computer with 2.8GHz CPU and adequate memory. For cloning, we
apply all optimization steps, including ripping up buffer trees for the circuits, duplicating
and placing the gates, re-buffering and legalization. For RUMBLE, we also rip up buffer
trees and place the original gate in the new location. We use an industrial static timing
analysis (STA) engine for timing analysis. For rebuffering, we implement the buffering
algorithm in [67] to get the best timing-area trade-off, and the buffer tree is constructed to
be placement-congestion aware.
To clearly illustrate the impact of each optimization, we f rst choose one circuit and
show its layout after each optimization from Figure 6.10(b) to Figure 6.10(d), where Figure
6.10(a) shows the original circuit without buffering. The Manhattan distance between S1
and S2 is 13 mm. The timing information after each optimization algorithm is shown in
Table 6.1. It clearly shows the benef t of the Buffering, RUMBLE, Clone1 and Clone2
approaches. Clone2 gives the best results in terms of worst slack and total negative slack.
Clone1 is still better than RUMBLE and achieves the same worst slack as Clone2, but can
not do better for S2. RUMBLE achieves better slack than pure buffering by placing the
original gate in the middle, however, it sacrif ces the slack at S1 for S2. Note that the slack
of S1 and S2 are not exactly the same for RUMBLE and Clone2. This is explained by
slew rate differences; the buffering topology chosen by the placement congestion aware
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buffer-tree algorithm considers placement density, as well as the order of buffer insertion
for all the nets which results in asymmetric timing constraints.
Optimization Slack at S1 (ns) Slack at S2 (ns)
Buffering (Figure 6.10(b)) -2.855 -2.206
RUMBLE (Figure 6.10(c)) -2.410 -2.403
Clone1 (Figure 6.10(d)) -1.606 -2.076
Clone2 (Figure 6.10(e)) -1.606 -1.590
Table 6.1: Experimental results comparing cloning to other optimization techniques for
the circuit shown in Figure 6.10.
For the rest of the circuits, we list the top 10 circuits with the best improvement due to
cloning with detailed information. The results are shown in Table 6.2. For all experiments,
we present worst slack (WSLK) improvement over “Buffering”, total negative slack (TNS,
the sum of all negative paths) improvement over “Buffering”, f nal area and wirelength,
where Buffering serves as the baseline. The area includes the original fan-in gates, fan-out
gates, cloned gate and buffering area. We also list the summary results of all 100 circuits
in Table 6.2 by averaging all metrics. The runtime for all testcases is less than 5 seconds,
including all static timing analysis, buffer insertion, linear programming inside RUMBLE,
I/O processing and model build time.
The table clearly shows the same trend as shown in Figure 6.10. In terms of worst
slack, Clone1 and Clone2 are better than RUMBLE, which is better than buffering. Clone2
gives the best timing results in general, although with the cost of area and wirelength
increase. We also notice that for all cases, Clone1 and Clone2 both achieve better TNS
improvement than buffering. Note that our algorithmsmay not get the best TNS, especially
Clone1, which does not entail movement of the original gate. The summary data show that
Clone2 and Clone1 still outperform RUMBLE and buffering on average.
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6.5 Extensions
Our algorithms naturally accommodate several additional objectives that we brief y
summarize in this section.
Wirelength optimization. Note that in our formulation, we do not directly consider
wirelength. However, our approach can be extended to consider wirelength while not
sacrif cing slack. For example, in the case where both gates are movable and no gates are
placed in region H6, after we determine the partitioning, and put P at i and P ′ at j, we
can still f nd the best region Z which is bounded by i and SP for P (similarly for P ′ with
a region bounded by j and SP ′). When region Z is not a single point, it may be possible to
f nd a solution with same slack but better wirelength. We brief y summarize the O(m3)-
time algorithm as follows. Consider the Hanan grid H composed of the coordinates of all
fan-ins and fanouts of some gate P . Each rectangular region of H will have some distinct
function of wirelength in terms of the location of P . Begin by f nding the slack-optimal
region Z for the gate P . Then iterate over all regions R of H and compute the minimum
wirelength value for locations in R ∩ Z. Skip this region if R ∩ Z = ∅. Record the best
wirelength for each region R of H , then choose the best wirelength solution among all
recorded. Because this coordinate is within Z it is guaranteed to have the optimal slack,
and because we exhaustively searchedH , it is guaranteed to have the best wirelength of all
locations within Z. Note that the wirelength optimal region may be contained within Z,
in which case the wirelength optimal solution is also slack optimal. This algorithm runs
inO(m3)-time because there are O(m2) rectangular regions withinH and evaluating each
region requires O(m) time for the wirelength calculation.
130
A wirelength-suboptimal Clone2 example is shown in Figure 6.10(f). It has the same
slack and TNS as Figure 6.10(e), however, Figure 6.10(e) clearly shows smaller wirelength
(and fewer buffers), and it can be proved that the location of P in Figure 6.10(e) is a
wirelength optimal solution.
TNS Optimization. Though our algorithms can improve the TNS objective (see Equa-
tion V.2) by improving worst slack, our algorithms do not directly optimize the TNS ob-
jective. It can, for example, hurt TNS by reducing slack on two paths, while seeking to
improve the slack on a third worst-slack path. In the late stages of the f ow, this may be
unacceptable, and we may wish not to harm TNS, or to directly optimize TNS or the num-
ber of negative paths. When both gates are movable and there is no fan-out in region H6,
it is easy to prove that our solution gives the best solution in terms of TNS. When there
are gates in regionH6, one can tune the algorithm CLONING-MOVABLE to be TNS aware.
When we assign trapezoids, even if it does not change worst slack, we can assign based on
its own slack and achieve better TNS. Finally, we can prevent harm to the TNS objective
by incorporating it into the acceptance criteria for any cloning solution.
Placement Blockages.When there are placement blockages in the design, such as
IP, macros, or high-gate-density regions, one may not be able to place gates in optimal
locations. Our algorithms can be extended to handle blockages as follows. When the
best region Z is not a single point, and not completely blocked by placement blockages,
we place P (or P ′) in the region inside Z with free space and still achieve the optimal
slack. If Z is completely blocked, then P is placed at the legal location with the minimum
Manhattan distance to the region Z.
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6.6 Conclusions
This chapter revisits timing-driven cloning under a linear interconnect-delay model
that accounts for buffering during physical synthesis. We present several highly eff cient
algorithms for timing-driven cloning to optimize the worst slack of a circuit. The primary
contribution of this work is an optimal method for simultaneously determining which sinks
will be driven by the which copy of a gate, as well as the locations of a gate and its replica
under the given delay model. We also describe several extensions to the algorithm for
accommodating additional objectives. Our empirical results demonstrate improved circuit




















(c) New circuit after gate re-
placing and buffer insertion








(d) New circuit after cloning








(e) New circuit after cloning










(f) New circuit after Clone2
with wirelength-suboptimal
solution.
Figure 6.10: Examples of different optimizations, including buffering, RUMBLE and
cloning. F1 and F2 are fan-ins with same arrival time and S1 and S2 are
fan-outs with same required arrival time. P is the original gate, and P ′ is the
new duplicated gate.
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Ckt Transforms WSlk (ns) TNS (ns) Area WLImprovement Improvement
1
Buffering 0 0 1158 181960
RUMBLE 1.548 3.630 609 117637
Clone1 1.553 3.645 799 117632
Clone2 1.581 3.747 601 141977
2
Buffering 0 0 1110 166546
RUMBLE 1.111 2.895 859 162461
Clone1 1.175 3.091 889 162419
Clone2 1.542 4.660 1026 164254
3
Buffering 0 0 942 142242
RUMBLE 0.956 1.859 722 131794
Clone1 1.030 2.298 850 145908
Clone2 1.073 2.611 765 135896
4
Buffering 0 0 709 95520
RUMBLE 1.050 1.113 636 88441
Clone1 1.022 1.092 636 88441
Clone2 1.050 1.113 636 88441
5
Buffering 0 0 1758 253393
RUMBLE 0.839 6.128 1120 194261
Clone1 0.814 6.262 1109 194260
Clone2 1.028 5.413 1410 241818
6
Buffering 0 0 1604 225577
RUMBLE 0.773 3.282 998 177139
Clone1 1.014 1.041 1529 241626
Clone2 1.017 2.152 1293 233053
7
Buffering 0 0 1781 268237
RUMBLE 0.302 0.189 1583 257903
Clone1 0.830 1.049 1990 315835
Clone2 0.815 1.121 2047 330826
8
Buffering 0 0 1578 227047
RUMBLE 0.262 4.270 1153 195097
Clone1 0.681 2.118 1836 272108
Clone2 0.732 4.866 1633 251854
9
Buffering 0 0 998 140556
RUMBLE 0.685 1.512 861 122344
Clone1 0.687 1.514 848 122411
Clone2 0.718 1.530 871 122360
10
Buffering 0 0 998 159705
RUMBLE 0.269 1.312 831 140127
Clone1 0.672 1.759 916 150529
Clone2 0.673 1.754 899 150490
Avg. Buffering 0 0 1407 205891
of 100 RUMBLE 0.192 0.797 1337 198247
circuits Clone1 0.279 1.050 1472 216617Clone2 0.309 1.267 1471 220089
Table 6.2: Experimental results comparing cloning to other optimization techniques for
100 circuits. Buffering refers to timing-driven buffering. RUMBLE refers to
timing-driven gate placement followed by buffering. Clone1 refers to gate du-




Logic Restructuring as an Aid to Physical Retiming
The impact of physical synthesis on design performance is increasing as process tech-
nology scales. Current physical synthesis f ows generally perform a series of individual
netlist transformations based on local timing conditions. However, such optimizations lack
suff cient perspective or scope to achieve timing closure in many cases. To address these
issues, we develop an integrated transformation system that performs multiple optimiza-
tions simultaneously on larger design partitions than existing approaches. Our system,
SPIRE, combines physically-aware register retiming, along with a novel form of logic
cloning and register placement. SPIRE also incorporates a placement-dependent static
timing analyzer (STA) with a delay model that accounts for buffering and is suitable for
physical synthesis.
7.1 Introduction
Recall from Chapter II that the physical synthesis process begins by computing a tenta-
tive cell placement and proceeds to restructure timing-critical paths. Traditional physical-
synthesis f ows in the industry [8, 112] apply a series of local, mostly greedy transforma-
tions such as inserting individual buffers on particular nets, or relocating individual gates
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in the limited context of their neighboring gates. Several iterations of such transforma-
tions may be required for timing closure [8, 112]. However, growing reliance on physical
synthesis for timing closure motivates the development of transformations that are more
powerful in two specif c ways.
• Greater optimization scope: the ability to effect larger changes in the circuit in terms
of simultaneously moving or altering several objects in order to achieve timing closure.
• Larger optimization window size: the ability to consider temporal and spatial con-
straints from partitions of a design.
Increasing the optimization scope and window sizes can help avoid local minima in the
solution space that trap individual, local transformations. Additionally, this circumvents
the ordering problemof individual transformations, since different sequences can yield
different results.
We facilitate more powerful optimizations through retiming. Unlike traditional gate-
and net-centric timing optimizations that aim to satisfy given stage-timing constraints,
retiming can optimize the constraints themselves to better f t a given netlist. Therefore,
we propose a System for Physically-aware Incremental Retiming and Enhancements, or
SPIRE, that performs register-retiming with accurate delay models, buffering, placement,
and logic cloning to seamlessly integrate retiming into physical synthesis. Key features of
SPIRE are:
• Multiple degrees of freedom to optimize the circuit, including gate placement, register
retiming, and gate cloning.
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PLACEMENT RETIMING












1: CLONING changes the netlist and inf uences PLACEMENT
2: RETIMING helps select combinational gates for CLONING
3: CLONING creates new opportunities for RETIMING (see Fig. 7.2)
4: RETIMING relocates netlist registers, causing new PLACEMENT
5: PLACEMENT changes interconnect delays used in STA
6: Register PLACEMENT after retiming is performed based on STA
7: RETIMING relocates netlist registers, changing paths in STA
8: STA computes min slack — the optimization goal for RETIMING
Figure 7.1: Interactions in SPIRE’s joint optimization.
• Amixed-integer linear programming (MILP) framework for joint optimization that em-
phasizes synergies between point optimizations as shown in Figure 7.1.
• An embedding of placement-dependent STA computations with virtual buffering into
the MILP, which allows for eff cient and accurate consideration of timing constraints
from large design partitions.
SPIRE allows for placement, retiming, and cloning to simultaneously optimize a cir-
cuit, as shown in Figure 7.1. In physical synthesis, such a joint optimization problem
is often considered intractable. Instead, one chains individual optimizations with limited
scope. However, as shown in Figure 7.2, such separation of concernsoverlooks oppor-
tunities for joint optimization. Therefore, we propose a powerful transformation that is
computationally expensive, but can be applied to sizable circuit windows. Window sizes
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can be selected subject to runtime constraints imposed on the system. Our experimental
results in Section 7.4, in fact, show that SPIRE can handle window sizes of thousands of
gates by eff ciently encoding the problem as an MILP with linearly many constraints in
the size of the circuit.
Retiming methods based on [65] enforce timing constraints by requiring a register on
every path whose delay exceeds a threshold. However, such methods require computationally-
expensive path enumeration within the linear programming formulation. We avoid path
enumeration by enforcing linearly many conditional STA-like constraints which deter-
mine optimal retiming and placement. Further, different choices for retiming, cloning and
gate relocation perturb only a small set of local constraints directly (those affecting nearby
edges). Aside from the system as a whole, we highlight the following contributions of this
work:
• A method for retiming with an accurate STA-like embedded delay computation model.
• A novel gate-cloning technique to create opportunities for retiming.
• A simultaneous retiming and re-placement technique.
The remainder of this chapter is organized as follows. Section 7.2 reviews background
and notation. Section 7.3 presents our maximum-slack retiming formulation that incorpo-
rates STA, placement, and cloning. In Section 7.4, our methods are validated on a 45nm
high-performance microprocessor against leading-edge physical synthesis tools. Section
7.5 outlines additional optimizations that can further increase the scope of SPIRE. Con-
clusions are drawn in Section 7.6.
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7.2 Background, Notation and Objectives
In this section, we provide the necessary background in static timing analysis and
period-constrained retiming.
Static timing analysis with buffered wires. SPIRE depends on the ability to encode
timing constraints eff ciently, and in such a way that they can be easily adjusted to ac-
commodate changes resulting from circuit optimizations. Static timing analysis relies on
models to compute the delays of gates and nets. For example, it is common to use a look-
up table to represent gate delays in terms of its inputs. In advanced CMOS technologies,
buffering is utilized heavily during physical synthesis to reduce wire delay and improve
timing. Therefore, it is important to estimate buffered wire delay in an interconnect de-
lay model. In SPIRE we eff ciently accommodate these considerations by using constant
gate delays that are obtained from look-up-table-based delay models, and by using a linear
interconnect-delay model introduced in Chapter III. These assumptions allow the con-
straints represented in SPIRE to be in terms of a local neighborhood, and are thus only
linear in number (assuming constant maximum edge and vertex degree).
To compute the initial conditions for SPIRE, the RAT and AAT of all f xed timing
points are generated by an STA engine using very accurate delay models and a set of
timing assertions created by designers [77, 98]. SPIRE considers the timing of register’s
input pin f xed and uses a static timing engine to determine its RAT value. Similarly, the
AAT is f xed on output pin of a register. The timing analysis engine includes considerations
of setup and hold time.


























































Figure 7.2: Retiming and gate cloning to improve slack: (a) Register E cannot be moved
past gate C because of fanout E-F . (b) If the NAND gate C is cloned, creat-
ing a new gate C ′ to drive its two sinks, it is possible to retime the top register
without changing the logic function. (c) The f nal result with register E re-
timed.
(a) (b)
Figure 7.3: A circuit (a) and its timing graph (a). The square objects have f xed AATs or
RATs. STA is performed only on circular movable objects.
the total negative slack in the circuit (T ), and the total slack below a threshold (ΘT ),











min(0,S(u)− T ) (VII.3)
In SPIRE, registers are allowed to move, while combinational gates remain fixed in
place; this limitation is not inherent, as discussed in Section 7.5. After gate cloning (Sec-
tion 7.3), the cloned gates can be physically relocated. For eff ciency, we restrict our
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timing graph edges to those representing (1) each connection between the movable gates,
and (2) each connection between a movable gate and a f xed gate. For the subcircuit in
Figure 7.3(a), the resultant timing graph is shown in Figure 7.3(b).
Register retiming. The original linear programming formulations for minimum-period
and minimum-area retiming were developed by Leiserson and Saxe [65]. In their frame-
work, a circuit is represented by a retiming graphG(V, E), where each vertex v ∈ V
represents a combinational gate, and each edge (u, v) ∈ E represents a connection be-
tween a driver u and sink v. An edge is labeled by a weight w(u, v), indicating the number
of registers (f ip-f ops) between u and v. The objective of minimum-area retiming is to
determine labels r(v) for each vertex v, denoting the number of registers that are moved
from the outputs to the inputs of v, that minimize the total sum of edge weights. The
weight of an edge after retiming is given by:
wr(u, v) = w(u, v)− r(u) + r(v) (VII.4)
Therefore, the total number of registers in the retimed circuit can be minimized in
terms of the following expression.
∑
(u,v)∈E
w(u, v)− r(u) + r(v) (VII.5)
Additionally, retiming labels have to meet legality constraints, w(u, v) ≥ r(u)− r(v)
for each edge, to enforce the fact that edges cannot have negative weights. A linear
program for the minimum-area retiming problem is given in Figure 7.4. Leiserson and
Saxe [65] observe that this problem is the dual of a min-cost network f ow problem and
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can therefore be solved in polynomial time.
Minimize
∑
(u,v)∈E w(u, v)− r(u) + r(v)
subject to
∀(u, v) ∈ E, r(u)− r(v) ≤ w(u, v)
Figure 7.4: An LP for minimum-area retiming.
As shown in Figure 7.5, the period can be constrained in this formulation by requir-
ing weight ≥ 1 on every path between two vertices with delay exceeding target period
P . However, this formulation requires Θ(|V |2) constraints in the form of matrix D that
stores the delay of the longest path between the vertices (u, v) in D(u, v), and matrix W
that stores the weight of that path. Then, a binary search is performed to determine the
minimum achievable clock period. The feasibility of each period according to the legality
constraints is checked using the Bellman-Ford algorithm [65].
Minimize
∑
(u,v)∈E w(u, v)− r(u) + r(v)
subject to
∀(u, v) ∈ E, r(u)− r(v) ≤ w(u, v)
∀(u, v) ∈ E|D(u, v) > P, r(u)− r(v) ≤W(u, v)− 1
Figure 7.5: An LP for min-area, period-constrained retiming.
Prior work in retiming also includes the ASTRA [99] algorithm, which is a faster ap-
proach. It relates the problem of clock skew optimization at each f ip-f op to a retiming
solution for minimum-period retiming, and uses the Bellman Ford algorithm to derive
the longest path. Recently, the authors of [123] used program derivation to automatically
generate an algorithm for min-period retiming. Retiming was also explored for slack bud-
geting and power minimization for FPGAs [45].
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Challenges in min-period retiming. Algorithms based on techniques from [65] enforce
timing constraints by requiring registers on gate-to-gate paths that exceed a length thresh-
old. This involves computationally expensive enumeration of such paths. Therefore, in our
approach we avoid path enumeration by using slack, rather than period as a metric. Slack
constraints are linear in the size of the circuit and all path delays are implicitly encoded
through the AAT and RAT constraints.
Other retiming algorithms use network-f ow based approaches which are diff cult to
extend to a multi-objective optimization [99]. Using interconnect delays instead of lengths
has been a challenge, as wires can be dynamically re-buffered when their lengths change
[100]. Unlike much of past literature, we use a buffered delay model to account for this.
Inherent limitations of retiming are associated with multi-fanout branches. To move a
register backward through a gate, all fanout branches of the gate must include (or share)
a register, and all these registers must be retimed at once. This constraint ensures that
the number of registers on any PI-to-PO path stays constant during retiming. Therefore,
fanouts can be a bottleneck for retiming. In order to alleviate this problem, we clone
gates within the retiming formulation so as to provide additional backward-movement
opportunities for registers (see Figure 7.2).
7.3 Joint Optimization for Physical Synthesis
This section introduces the SPIRE system which combines several optimizations used
individually in the past literature. As shown in Figure 7.6, combining retiming and place-
ment is better than applying them individually. In this example, only the combined ap-
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Figure 7.6: Advantages of performance-driven retiming with simultaneous re-placement.
Timing values of labeled pins are given, and physical locations of gates and
ports are shown as (x, y) pairs. In the original circuit (a), the timing path feed-
ing the input of the register has negative slack. Moving the gate and register
in (b) improves the slack, but movement alone does not allow the path to meet
timing constraints. Only by retiming and movement can all timing constraints
be met in (c).
is their inter-dependence—optimal locations and cloned conf gurations depend on the tim-
ing constraints which are altered by retiming.
Embedding the STA backplane into an ILP.In order to incorporate STA into SPIRE,
we f rst encode the RAT and AAT variable computations into an MILP, with constraints
corresponding to actual arrival time and required arrival time calculations, both of which
are linear. Then, alternative constraints are introduced to analyze each timing arc, for the
case where a register is between the source and sink of the arc. Figure 7.7 shows an LP
simply for computing the worst-case slack. For circuit C with gates G = {u1, u2 . . . un},
and registers R = {l1, l2, . . . lm}, the variables in this program are:
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• AAT and RAT for each u ∈ G, denoted Au, and Ru.
• M for the minimum slack.
In other words, for a gate u driven by i1, i2, . . . iS the constraints to enforce Au are
shown below. Here 1 ≤ j ≤ S:
Au ≥ Aij + τ ∗ HPWL(ij , u) + Du (VII.6)
Since Au must actually be equal to one of the values in Equation VII.6, it is added to
the objective function so that it can be minimized. The constraints guarantee that it will be
greater than any path’s delay. Adding it to the objective guarantees that it will be no more
than the greatest path delay. Similarly for Ru, supposing that u drives gates o1, o2, . . . oT ,
then the corresponding constraints are of the form for 1 ≤ k ≤ T :
Ru ≤ Rok − τ ∗ HPWL(g, ok)−Du (VII.7)
We add−RAT(u) to the objective function since this variable is maximized rather than
minimized. The AAT and RAT of registers (and other end points like primary input and
output pins) are simply set according to initial values obtained form the reference timing
model. The term −M is added to the minimization objective. The total slack T can also
easily be computed from the MILP and added as an objective. In practice, we minimize
both. However, for brevity, we drop T from the MILP formulations for the remainder of
the chapter. Note that the number of constraints in this formulation is proportional to the
number of 2-pin arcs in the circuit and not the number of paths. Further, the number of
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constraints in which each gate and2-pin connection appears is limited, which is key to
incorporating retiming, placement and cloning.
Max-slack retiming. Retiming is the most powerful optimization within SPIRE be-
cause it can effect drastic changes on the timing constraints. For instance, moving one
register past a gate can allow cycle stealingon the order of gate delays along all paths that
cross the register. In order to utilize the STA constraints described in the previous section,
we develop a maximum slack formulation. The key idea in maximum-slack retiming is
that there are two versions of the AAT and RAT computations on each vertex depending
upon whether the vertex drives/is driven by a register. The constraints that are actually
enforced are determined by the retiming. Therefore, the retiming program seeks a solution






∀u∀(fanins f of u)Au ≥ Af + τ ∗ HPWL(f, u) + Du
∀u∀(fanouts f of u)Ru ≤ Rf − τ ∗ HPWL(u, f)−Du
∀register r, Rr ≥ clock period
∀register r, Ar ≤ 0
Figure 7.7: Finding minimum slack using LP.
Figure 7.8 shows the MILP that combines the STA constraints with retiming. During
retiming, we only know the contents of the retiming graph(not the timing graph), because
any edge in the retiming graph can include a newly retimed register. Therefore, STA
constraints change depending on the retiming variable values. However, there are only two
possibilities for each retiming arc: either the arc contains a register after retiming, or it does
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not (and combinations of arcs are implicitly considered). This situation is modeled through
IF-THEN logic based on the retimed weight of the edge. If the weight is greater than zero,
then the wirelengths involved in RAT and AAT computations change to incorporate the
newly retimed register. For simplicity of presentation, we temporarily assume that the
new register l will be placed at the center of gravity (COG)of the neighboring gates of l.
Thus, the net connecting u to l has length HPWL(u, COG(l)) and the net connecting l to
v has length HPWL(COG(l), v). In the next section, we eliminate this simplif cation and
consider the static timing analysis of nearby gates when calculating slack-optimal register
locations.
if(wr(u,v) == 0)
Ru ≤ Rv − τ ∗ HPWL(u, v)−Du
Av ≥ Au + τ ∗ HPWL(u, v) + Dv
if(wr(u,v) ≥ 1)
Ru ≤ Rl − τ ∗ HPWL(u, COG(l))−Du
Av ≥ Al + τ ∗ HPWL(COG(l), v) + Dv
(VII.8)
This IF-THEN logic is incorporated into a linear program using the big-M formulation.
Under this formulation, a constraint v < k takes the form v < k+MvI , whereM is a large
constant. If vI == 0, the constraint reduces to the original, if vI 6= 0 then the constraint
simply becomes a bound on the variable v, i.e., v < MvI . Alternatively, IF-THEN logic
can be modeled using indicators—binary variables that turn constraints on and off.1 In
our program, we def ne an indicator hasReg(u, v) as follows:
1Indicators are supported by the commercial MILP engine CPLEX 12.1.
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if(wr(u,v) > 0)hasReg(u, v) = 1
if(wr(u,v) ≤ 0)hasReg(u, v) = 0
(VII.9)
This variable can be set in a variety of ways. One way is to use the constraint hasReg(u, v) ≤
wr(u, v) and maximize it. If wr(u, v) == 0 then hasReg(u, v) = 0. If wr(u, v) ≥ 1 then,
since hasReg(u, v) is maximized, it is set to 1. However, maximization can sometimes
conf ict with the objective, therefore we use the following constraints instead:
hasReg(u, v) ≤ wr(u, v)
if(hasReg(u, v) == 0) wr(u, v) = 0
(VII.10)
The second constraint uses the hasReg variable as an indicator. Together, these two
constraints require that hasReg = 0, if and only if wr(u, v) = 0. For simplicity, we
omit the setting of this variable from our formulations. As we will see in Section 7.3,
maximization of real and integer variables can also fail when the objective has conf icting
terms. Our formulation uses the constraints below to maximize general variables (without
adding terms to the objective). We constrain the variable C = max(A, B) as follows:2
C ≥ A, C ≥ B, (C == A)||(C == B) (VII.11)
The min function is evaluated similarly. In Figure 7.8, the slack, RAT, and AAT vari-
ables are real values while the retiming variables must be integer-valued. We utilize a
constant weighting factor K to reconcile area with slack. The constant K can be adjusted
based on the available area.
2The Logic-OR can be implemented using intermediary variables δA, δB and indicator variables IA,
IB with the following constraints: δA = C − A, δB = C − B, IA ≤ δA, if(I A == 0) δA = 0,
Ib ≤ δB, 6) if(IB == 0) δB = 0, IA + IB ≤ 1.
148
Objective
Minimize : −M+ ∑(u,v)∈E(K) wr(u, v)
subject to
∀(u, v), r(u)− r(v) ≤ w(u, v)
∀(u, v), if(!hasReg(u, v))
Ru ≤ Rv − τ ∗ HPWL(u, v)− Du
∀(u, v), if(!hasReg(u, v))
Av ≥ Au + τ ∗ HPWL(u, v) + Dv
∀(u, v), if(hasReg(u, v))
Ru ≤ Rl − τ ∗ HPWL(u, COG(l))− Du
∀(u, v), if(hasReg(u, v))
Av ≥ Al + τ ∗ HPWL(COG(l), v) + Dv
∀u ∈ V, M≤ S(u)
Figure 7.8: Max-slack retiming with STA embedded.
Note that the formulation in Figure 7.8 does not require the derivation of the W or D
matrices that were described in Section 7.2. Instead, timing calculations are performed
within the MILP. Thus, the number of constraints is onlyO(|E|) for a retiming graph with
edge set E.
Register placement. Registers have special signif cance in a timing graph because
their inputs are in a different clock cycle than their outputs. This facilitates time borrowing
— the ability to shift delay from one timing path to another by decreasing the delay on
inputs paths at the cost of increased delay on output paths, and vice versa. By physically
relocating registers, the interconnect delay around registers can be allocated to either the
input or output paths.
In this section, we describe a formulation that integrates register placement with the
retiming described in the previous section. Register locations alter STA constraints by
changing interconnect length, and therefore, delays. On each edge with a register, SPIRE





∀e = (u, l) ∈ El, Uex ≥ αux, Uey ≥ αuy
∀e = (u, l) ∈ El, Lex ≤ αux, Ley ≤ αuy
∀f = (l, v) ∈ El, Ufx ≥ αvx, Ufy ≥ αvy
∀f = (l, v) ∈ El, Lfx ≤ αvx, Lfy ≤ αvy
∀e ∈ El, Lex ≤ β lx ≤ Uex
∀f ∈ El, Lfy ≤ β ly ≤ Ufy
∀e = (u, l) ∈ El, Ru ≤ Rl − τ(Uex − Lex + Uey − Ley)− Du
∀f = (l, v) ∈ El, Av ≥ Al + τ(Ufx − Lfx + Ufy − Lfy) + Dv
∀e = (u, l) ∈ El, L ≤ Ru − Au − Du
∀f = (l, v) ∈ El, L ≤ Rv −Av − Dv
Figure 7.9: Optimal register location relative to adjacent gates.
interacts with retiming in that the retiming variables will optimize the STA constraints
while considering register locations for each edge.
In order to perform this integration, we utilize the same type of case-logic as in the
previous section. First we modify constraints so that AATs and RATs on edges with reg-
isters are calculated with respect to the placement. Register sharing along adjacent edges
further complicates the formulation. However, we utilize the formulation from [84], to
ref ne the placement of the shared register based on related timing. The retiming variables
are, as in the previous section, optimized to activate the most favorable STA constraints.
This interplay between retiming, placement, and STA is shown in Figure 7.1.
We f rst describe an LP formulation for local register relocation based on a simplif ed
form of the LP in [84]. We then incorporate it into our retiming formulation.
Suppose register l can be incrementally placed to improve slack while leaving all other
gates f xed. We def ne a timing graph Gl = (Vl, El) that consists of vertices and edges that
are adjacent to l. Vl contains the driver u, and sinks v, of l. The edge set El contains the
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Objective
Minimize : −M + ∑(u,v)∈E(K) wr(u, v)
subject to
∀(u, v), r(u)− r(v) ≤ w(u, v)
if(!hasReg(u,v)) :
∀(u, v), Ru ≤ Rv − τ ∗ HPWL(u, v)−Du
∀(u, v), Av ≥ Au + τ ∗ HPWL(u, v) + Dv
Let l be register on (u,v)
∀e = (u, l) ∈ El, L ≤ Ru − Au − Du
∀f = (l, v) ∈ El, L ≤ Rv −Av − Dv
if(hasReg(u,v)):
e = (u, l), Uex ≥ αux, Uey ≥ αuy
e = (u, l), Lex ≤ αux, Ley ≤ αuy
f = (l, v), Ufx ≥ αvx, Ufy ≥ αvy
f = (l, v), Lfx ≤ αvx, Lfy ≤ αvy
∀e = (u, l), Lex ≤ β lx ≤ Uex
∀f = (l, v), Lfy ≤ β ly ≤ Ufy
e = (u, l), Lex ≤ β lx ≤ Uex
e = (u, l), Ley ≤ β ly ≤ Uey
f = (l, v), Lfx ≤ β lx ≤ Ufx
f = (l, v), Lfy ≤ β ly ≤ Ufy
Ru ≤ Rl − τ ∗ (Ufx − Lfx + Ufy − Lfy)− Du
Av ≥ Al + τ ∗ (Uex − Lex + Uey − Ley) + Dv
Figure 7.10: Max-slack retiming with relocation of registers.
timing arcs that are adjacent to l. The LP formulation computes the variables βlx and βly,
the optimal x- and y-coordinates of l. The variables in this LP are as follows:
• αvx, αvy: f xed x- and y-coordinates of vertices v ∈ Vl.
• Uex, Uey , Lex, Ley: upper and lower bounds for the location of nets e ∈ El. These upper and
lower bounds determine the HPWL of the particular net described by edge e as follows:
HPWL(e) = (Uex − Lex + Uey − Ley). As the location of the register changes, these net
boundaries also change, and, in turn, change the HPWL.









∀u, ∀ fanins i of u, minPush(u) ≤ w(i, u)− r(i)
∀u, ∀ fanouts o of u, maxPull(u) ≥ w(u, o) + r(o)
∀u, if(r(u) > 0)maxPull(u) ≥ r(u)
∀u, if(r(u) < 0)minPush(u) ≤ −r(u)
∀(u, v), if(wr(u, v) > 0)
RegCt(u, v) = wr(u, v), CloneCt = 0
∀(u, v), if(!isClone(u) && !hasReg(u, v)) :
Ru ≤ Rv − τ ∗ HPWL(u, v)− Du
∀(u, v), if(!isClone(u) && hasReg(u, v)) :
Ru ≤ Rl − τ ∗ HPWL(u, COG(l))− Du
∀(u, v), if(isClone && hasClone(u, v)) :
Rclone(u) ≤ Rv − τ ∗ HPWL(COG(clone(u)), v)− Du
∀(u, v), if(isClone(u) && !hasClone(u, v)) :
Ru ≤ Rv − τ ∗ HPWL(u, v)− Du
∀(u, v), if(!isClone(v) && !hasReg(u, v)) :
Av ≥ Au + τ ∗ HPWL(u, v) + Dv
∀(u, v), if(!IsClone(v) && hasReg(u, v)) :
Av ≥ Al + τ ∗ HPWL(COG(l), v) + Dv
∀(u, v), if(isClone(v)) :
Av ≥ Au + τ ∗ HPWL(u, v) + Dv
Aclone(v) ≥ Av + τ ∗ HPWL(u, v) + Dv
∀u, if(isClone(u))
M≤ Rclone(u) − Aclone(u) −Dclone(u)
∀u,M≤ Ru − Au − Du
Figure 7.11: Gate cloning in max-slack retiming.
• L: the local worst-case slack (of the worst pin in Vl).
The MILP to determine optimal register placement is shown in Figure 7.9. This pro-
gram sets the values of βlx and βly such that L is maximized. Here, Au of any vertex u ∈ Vl
that drivesregister l is f xed. Similarly Rv for any vertex v that is driven byl is also f xed.
The only independent variables are βlx and βly which determine the U and L variables.
These, in turn, determine Av, Ru for all nodes.
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The program in Figure 7.9 is modif ed in Figure 7.10 to simultaneously incorporate
retiming and placement, and no longer f xes the neighboring RAT and AAT variables. In
this f gure, each edge (u, v) on which a register appears constrains the placement of the
register in question. It is assumed that all edges starting at u, i.e., of the form (u, v), such
that hasReg(u, v) = 1 share the same registers. The register is placed in a location which
minimizes the slack of neighboring gates. Since the slacks of neighboring gates in turn
affect those of their neighboring gates, and so forth, a ripple effect ensues. Therefore, the
register is actually placed in an optimal location with respect to the entire circuit. The key
here is to enforce a small set of local constraints for each edge that interact with each other
such that globally optimal solutions are chosen.
Cloning to increase the scope of retiming.A key insight in our work is that opportu-
nities for backward register movements are often limited by fanout branches in combina-
tional circuits.As illustrated in Figure 7.2, retiming movements are blocked when fanouts
of a gate do not share registers. We hope to increase these opportunities by cloning fanout
branches such that registers can move beyond the cloned gate. We achieve this by relaxing
legality constraints in specif c ways that allow extra registers to move backwards. In addi-
tion, the fanouts of any cloned vertex are divided such that the STA on some of the edges
is computed with respect to the cloned, rather than original vertex.
The legality constraints in retiming ensure that no edge has negative weight. With
cloning, edges can indeed have negative weight due to registers being retimed backwards
through a cloned gate. However, forward retiming of registers still follows traditional
legality rules.
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Suppose node u has fanouts O = {o1, o2, . . . oT} and fanins I = {i1, i2, . . . im}. We
represent this situation by imposing two constraints on the retiming variable r(u) for a node
u: one which is enforced when r(u) is positive, and one which is enforced when r(u) is
negative. If r(u) is positive (i.e., the retiming is backward), then the maximum number of
registers that are allowed to pass backwards is the greatest number of registers that appear
on any fanout branch of u. If r(u) is positive, then the constraint is the same as before:
maxPull(u) = maxo∈O(w(u, o) + r(o))
minPush(u) = mini∈I(w(i, u)− r(i))
if(r(u) > 0)r(u) < maxPull(u)
if(r(u) < 0)minPush(u) ≥ −r(u)
(VII.12)
Together, these two constraints can completely replace the general legality constraints.
The presence of registers is indicated by a positive weight on an edge. Negative weights
indicate that the driver of the edge was cloned. The original driver is connected to the
retimed register on the (neighboring) edge(s) with non-negative weight, and the cloned
driver drives the remaining sinks (as identif ed by edges with negative weight). We use
the additional variable hasClone(u, v) which is set to 1 iff the register count on edge
(u, v) is negative. These variables can be set in a similar way as hasReg. Recall that all
constraints triggered under logical conditions can be incorporated into an MILP through
indicator variables or big-M formulations.
The MILP incorporating cloning is shown in Figure 7.11. For clarity, we illustrate
cloning incorporated into the basic STA-based program with COG-based placements. In
practice, we simultaneously place and clone registers and gates.
154
The slack is computed slightly differently in the presence of clones. New variables in
Figure 7.11 include indicator variables isCloned(u), Aclone(u), Rclone(u) for each vertex v.
The variable isCloned(u) = 1 if hasClone(u, v) = 1 for one of the edges of the form
(u, v). The computation of Aclone(u), Rclone(u) are:
if(wr(i,u) − r(i) > 0)
Aclone(u) ≥ Ai + τ ∗ HPWL(i,COG(l)) + Du
if(wr(u, i) − r(i) ≤ 0)
Aclone(u) ≥ Ai + τ ∗HPWL(i, u) + Du
if(wr(u, i) − r(i) ≤ 0)
Rclone(u) ≤ Ri − τ ∗ HPWL(COG(clone(i)), i) −Du
For the new RAT variable, we assume that a node driven by a clone has no registers on
the connecting edge. As illustrated in Figure 7.11, the main differences in slack computa-
tion include 1) the additional edge (u, clone(v)) for every edge (u, v)where v is cloned, 2)
the use of the clone’s AAT, Aclone(u), when computing the AAT of vertices v where (u, v)
has a clone. We minimize the number of registers and clones in the retimed circuit using
two variables isCloned and RegCt, which is computed as follows:
if(wr(u,v) > 0) RegCt(u, v) = wr(u, v) (VII.13)
7.4 Empirical Validation
For very small circuits, a single mixed integer linear program implementing all of the
optimizations in SPIRE can be solved in a reasonable amount of time. However, in order
to push the boundaries of the largest circuits that SPIRE can solve, it is important to solve
instances in several phases. Each of the components of SPIRE can be solved separately









Figure 7.12: Our SPIRE f ow proceeds in phases. First theMILP that represents only static
timing analysis is solved without design changes. The values of relevant
variables are saved and passed to the next stage which runs an MILP that
incorporates retiming and cloning. The retiming variables are saved and f xed
in an MILP that allows latches to move. Finally, with known values for latch
locations and retiming variables we run the complete linear program.
solutions and using them as a starting point for the next stage, we are able to achieve a
signif cant speedup for large SPIRE instances without sacrif cing optimality. Figure 7.12
shows the f ow we use to improve the speed of SPIRE. It begins by running STA without
any design changes allowed. The solution of this program is stored and used to seed
the next stage, which adds retiming and cloning but f xes the locations of latches at the
center-of-gravity of connected components. The solution of this program is used to add
constraints to the next program, which allows latches to move, but not be retimed. Finally,
the solution of that program is used to seed the combined program.
Experimental environment. We integrate our optimizations into an industrial phys-
ical synthesis f ow. Our benchmarks are the largest functional units of a 45nm high-
performance microprocessor design. We operate on these benchmarks after timing-driven
synthesis, timing-driven placement, electrical correction, and critical path optimization
(through buffering and gate sizing) are completed [7]. We use an industrial timing anal-
ysis tool to obtain initial conditions for AATs and RATs throughout the circuit [51]. Our
experiments were conducted on an 8-core system with 2.8 GHz AMD Opteron 854 CPUs
and 80 GB of memory. Our MILPs were solved with ILOG CPLEX 12.1 conf gured to
use up to 8 cores in parallel.
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Table 7.1 shows a 7.7% improvement (on average) in worst-case slack (M) and a 69%
improvement in total negative slack(T ) when retiming with simultaneous placement. The
slack improvements are reported in terms of the clock period P = 174ps. T is computed
as shown in Equation VII.2 with threshold of T = 0. Percentage improvement in min-
slackM is computed as follows:
%M = Mnew −MoldP ∗ 100% (VII.14)
In addition, we note that the slack numbers are reported with respect to bufferedwire
delay. Past literature reports unbuffered wire delay, where slack may improve more dra-
matically, but such improvements may be misleading due to the need for subsequent
buffering. In this experiment, the MILP for retiming with placement was given initial so-
lution seeds from the max-slack MILP retiming shown in Figure 7.8. This helped CPLEX
to calculate MILP solutions quickly. The entire optimization sequence took < 41s on
each benchmark. Since our joint optimization was performed after several iterations of
individual optimizations including placement, buffering, and gate sizing, and was able to
signif cantly improve the slack, we can conclude that the individual optimizations were
unable to f nd these solutions.
Table 7.2 evaluates the impact of cloning during retiming. In this experiment, we mea-
sure the total thresholded slack(ΘT ), as def ned in Equation VII.3, with the threshold
T = 100ps. The threshold value represents the desired amount of guard-banding (protec-
tion) against process variations and NBTI, which can degrade timing. Empirical results
indicate that cloning can improve the ΘT of the circuit by up to 57% over just retiming
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#std. Initial Retiming+Placement Overhead Improvements
Design cells M, ps Regs T , ps M, ps Regs T , ps Time, s % cells %M % T
azure1 536 3.42 41 0.00 10.14 49 0.00 1.19 0.00 3.87 0.00
azure2 1097 -2.53 79 -15.17 2.95 155 0.00 4.46 6.93 3.15 100.00
azure3 1032 -16.22 97 -212.69 -6.49 108 -37.95 0.4 1.07 5.59 82.16
azure4 1125 -2.30 79 -2.30 3.82 96 0.00 7.66 1.51 3.52 100.00
azure5 1140 -13.18 89 -114.54 9.39 161 0.00 40.71 6.32 12.97 100.00
azure6 1156 -10.49 83 -91.39 7.14 149 0.00 10.80 5.71 10.13 100.00
azure7 1198 -29.84 80 -3399.92 -17.02 145 -259.67 20.73 5.43 7.37 92.36
azure8 2578 -38.47 209 -391.03 -28.64 287 -265.68 24.87 3.03 5.65 32.06
azure9 2911 2.56 290 0.00 23.31 318 0.00 7.12 0.96 11.92 0.00
average 3.66 7.73 68.87
Table 7.1: Minimum slack(M) and total negative slack(T ) improvement during simultaneous
retiming+placement on macros of a 45nm microprocessor (see Eqns. VII.1-VII.2).
Maximal T improvement (100%) is reached when design closes on timing. These
cases are indicated in bold. %M is computed as described in Equation VII.14 with
P = 174ps.
#std. Initial Retiming+Placement Retiming+Cloning+Placement Overhead Improved
Design cells Regs ΘT , ps Regs ΘT , ps Regs ΘT , ps Time, s % cells % ΘT
azure1 536 41 -4521.87 47 -2989.53 47 -2989.53 6.28 0.00 0.00
azure2 1097 79 -15597.31 153 -4537.57 153 -4537.57 7201.14 0.00 0.00
azure3 1032 97 -15515.34 105 -14333.89 110 -12739.10 2252.07 0.48 11.13
azure4 1125 79 -24206.70 81 -22226.57 83 -21762.75 3727.78 0.18 2.09
azure5 1140 89 -35296.55 148 -18881.61 537 -11333.49 7202.15 34.12 39.98
azure6 1156 83 -32183.65 148 -27566.43 588 -11956.50 237.10 38.06 56.63
azure7 1198 80 -46265.55 122 -33419.14 620 -17643.49 3741.82 41.57 47.21
azure8 2578 209 -39253.82 296 -26272.53 657 -15117.06 7201.70 14.00 42.46
azure9 2911 290 -13134.72 317 -9539.07 522 -4096.63 3905.28 7.04 57.05
average 15.05 28.51
Table 7.2: Total thresholded slack(ΘT ) improvement through simultaneous retiming, cloning
and placement (see Eqn. VII.3). Cloning also improvedM on azure6 by 3.5%,
while on remaining testcases the most-critical paths were not affected.
and placement. Thus, even when opportunities for cloning on the critical path are limited,
the remainder of the circuit can be improved for increased resilience.
Unlike previous localized transformations, SPIRE scales to design partitions with over
1000 cells as shown in the #std cells column in Table 7.1. SPIRE can process larger circuits
by partitioning the design into windows of appropriate size, which can have overlaps.
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7.5 Extensions
SPIRE’s key advantage over existing physical synthesis transformations is the syner-
gistic use of several types of optimizations. Our MILPs are more costly than existing
transformations but also more powerful since they can be applied to larger windows than
many of the localized transformations used in the industry today [74,84]. This f exibility of
SPIRE allows one to change size and scope of optimization and offers rich trade-off oppor-
tunities between runtime and solution quality. However, increasing optimization strength
will likely change the trade-off between runtime optimization-window size. Additional
optimizations can be integrated into SPIRE as outlined below.
• To relocate combinational gates, create a variable for the x- and y- location for each
gate and write the delay equations as in Section 7.3 in terms of those variables.
• To incorporate gate sizing in SPIRE, one must model nonlinear timing characteristics
of individual gates or standard cells. This can be accomplished by precomputing the
response to a set of discrete sizes (from the library) and selecting them using conditional
constraints. If a particular gate size is selected, a corresponding gate delay will be used
in the STA, as specif ed by a conditional constraint.
• Similarly, threshold voltage (Vth) assignment is modeled by selecting gate delays with
Boolean variables. As lowering Vth improves speed at the cost of power, the number of
low-Vth assignments must be upper-bounded.
• Common placement constraints including region constraints and obstacles can be rep-
resented in SPIRE. Region constraints are modeled with linear bounds on the x- and
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y-coordinates of each gate. To avoid obstacles, the placement region is divided into al-
lowable regions that hug the obstacles. A disjunctive (OR-type) constraint is then added
to require placement in one of the allowed regions. Routing congestion can also be
represented as an obstacle using this mechanism to prevent any movable objects from
being added in congested regions.
By integrating several optimizations and applying them to windows with thousands of
objects, SPIRE offers a unique physical synthesis optimization that lies between local op-
timization of individual objects (which is typical of current tools) and global optimization
of the entire design.
7.6 Conclusions
State-of-the-art physical synthesis methodologies tend to perform a series of local
transformations to achieve a target clock period [7]. However, the persistent diff culty
of timing closure in high-performance designs calls for netlist transformations that can ef-
fect more powerful changes in the circuit. To address these issues, we presented SPIRE, an
MILP-based physical synthesis optimization in which dynamic netlist transformations in-
cluding retiming, cloning, and placement, can be performed and co-optimized with respect
to an embedded static timing analysis program. We demonstrated that isolated transforma-
tions, such as retiming, often run into obstacles that can only be resolved by other transfor-
mations, such as gate cloning. Empirical results show that SPIRE is able to signif cantly
improve the worst-case and total slack in functional units of a 45nm high-performance




Broadening the Scope of Optimization using Partitioning
Techniques covered in previous chapters have been developed primarily to operate in
limited optimization windows, ranging from several gates (Chapters III, V and VI) to func-
tional units of a CPU (Chapter VII). We extend their scope to a larger context — f at ASIC
and SoC netlists — and facilitate greater parallelism during optimization. To accomplish
this, the designs are divided by netlist partitioning tools into windows of manageable size,
in which our earlier techniques can be applied. We evaluate window-partitioning in terms
of runtime and solution quality as a method to extend the scope of physical synthesis
optimization.
8.1 Introduction
Many important optimizations in physical synthesis are NP-hard, which motivates the
use of high-performance heuristics to achieve timing closure. As outlined in Chapter II,
eff cient (near-linear-time) heuristics, such as methods for large-scale standard-cell place-
ment, are applied to entire netlists with millions of nets and standard cells. Alternatively,
by limiting optimization to a very local scope, more CPU-intensive algorithms can be
employed, including those that f nd optimal conf gurations of circuit elements. For tasks
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Transformation Max Reported Subcircuit Size Approximate(# standard cells) runtime
RUMBLE (Chapter III) 18 0.1s
Ratchet (Chapter V) 164 10s
Interconnect-driven cloning (Chapter VI) 13 1s
SPIRE (Chapter VII) 2911 10s-2hrs
Table 8.1: Previously reported transformations and the maximum reported size of subcir-
cuit to which they are applied.
such as gate sizing, placement optimization within a single circuit row, and netlist parti-
tioning, exponential-time exhaustive enumeration may be appropriate at scales of fewer
than a dozen gates, with strong branch-and-bound implementations extending in scope to
no more than 30-50 gates. Our techniques range from applying to a dozen gates, as in
interconnect-driven cloning, up to a few thousand gates in the case of SPIRE (see Table
8.1). Scaling these optimizations to larger circuits will require applying them selectively
within restricted windows of the design.
The controller/transformation approach to physical synthesis optimization introduced
in Chapter II does not lend itself naturally to optimizations with large scope such as the
ones proposed in previous chapters. This is because controllers choose single objectsto
optimize, and sequence such optimizations. However, our optimizations apply to larger
numbers of objects and so there remains a problem of how to enumerate such subsections
of the design on which to apply our techniques. In this chapter, we f rst describe how
this was done for optimizations in Chapters III, V and VI, then we propose a strategy




 Input: VLSI Circuit C , Target Window Size S ,
Controller D , Transformation T ,
Clustering Algorithm EXPAND
 Output: Optimized VLSI Circuit C ′
1 while ( gate = D .next() )
2 window = gate
3 while ( window .size() < S )
4 EXPAND(window )
5 T .optimize(window )
Figure 8.1: A generic iterative improvement physical synthesis algorithm that applies a
transformation to a window based on bottom-up clustering. The performance
of this algorithm can be tuned through the choice of clustering strategy, the se-
lection of a controller and transformation pair, and through the runtime solution
quality trade-off controlled by S. Chapter III explores using an n-hop clustering
strategy and Chapter V was applied to windows selected in most-critical-f rst
order.
8.2 Background
The state of the art in physical synthesis relies on the controller/transformation model
to select circuit elements to optimize, as introduced in Chapter II. The most natural ex-
tension of the controller/transformation model to larger windows involves constructing a
window around a given seed object that is designated by existing controllers. This method
is appropriate in the case of a well-optimized design with relatively few problem areas.
In this section, we review several methods to select windows by expanding a subcircuit
around a given seed.
Breadth-first-search. In several important cases (gate sizing, buffer insertion, place-
ment), the scope of simultaneous optimization among objects is determined by the con-
nectivity and distance between the objects. Therefore, we aim to expand the window with
objects that are directly connected to objects already in the window. If the goal is to op-
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timize the seed, it is also more likely that something connected through a shorter path of
nets and gates will inf uence the timing of the seed. Therefore, we consider the n-hop
neighborhood as a good baseline strategy for expansion. The n-hop neighborhood is tra-
versed eff ciently in linear time by the breadth-f rst-search algorithm, as follows. Begin
with a window containing only the seed s. Add all neighbors of s to a queue q. Dequeue
a gate g from q and if it is not visited, add it to the window and mark it visited. Then add
all of the neighbors of g to q. Repeat this procedure until the window reaches the desired
size.
Most-critical-first. In cases where the goal is to f x a critical path, for example, using
the techniques in Chapter V, it may be advantageous to expand by adding the most-critical
neighbor to the current window. This strategy begins with a window containing the seed s.
Insert into a priority queue q the list of neighbors of s, sorted by their slack. Dequeue the
most critical gate g from q and if it is not visited, add it to the window and mark it visited.
Then add all unvisited neighbors of g to q. Repeat this procedure until the window is the
desired size. Note that while the n-hop strategy radiates outward evenly around a gate,
this strategy is very likely to expand along a single path and make a long, narrow window.
Slack-improvement order. It some cases an analytical model can be used to quickly
estimate the amount of slack improvement that is possible due to the addition of the next
gate. For example, a linear-delay model and coordinates can be used to estimate how
much is the best-case improvement that can be provided by RUMBLE. Beginning from a
window containing only the seed s. Insert into a priority queue q the list of neighbors of s
sorted by slack improvement. Dequeue the gate g from q with highest slack improvement
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and if it is not visited, add it to the window and mark it visited. Then add all the unvisited
neighbors of g to q (sorted by slack improvement). Repeat this procedure until the window
is the desired size. This strategy requires a good slack improvement estimation technique
and is therefore not always available. However, it provides an eff cient trade-off between
window size and solution quality.
The window selection strategies discussed in this section were found to work well
in practice. Many other variants exist and, in general, the subcircuit selection strategy
will depend strongly on the transformation it is used with. When coupling a subcircuit
selection algorithm with a transformation, it is important to understand the effects of the
transformation and what scope it needs to perform well.
8.3 Forming Subcircuits using Top-Down Netlist Partitioning
In the previous section, methods to select subsections of a design based on a seed ob-
ject were presented. Which method is appropriate for a particular transformation depends
on its scope. For transformations that operate on a small neighborhood to improve a target
gate or net, bottom-up clustering allows one to easily select the set of nearby gates that
are most likely to facilitate improvement to the target gate. Techniques of this type were
used in Chapters III, V and VI and successfully extended the scope of such physical syn-
thesis optimizations as timing-driven gate movement, buffering, gate sizing and cloning.
However, optimization windows remained relatively small in those cases, usually no more
than around a dozen gates, but up to 164 in the case of Chapter V. For transformations
that apply to larger subsets there are too many combinations of gates for a comprehensive
clustering algorithm to explore practically. In such cases, it is more appropriate to limit
165
interactions with circuit elements outside of the subcircuit, and therefore partitioning is a
good choice.
Netlist partitioning is an essential technique to moderate complexity in physical de-
sign systems. It enables algorithms and methodologies based on the divide-and-conquer
paradigm. The goal of a partitioning algorithm is to divide a netlist into two or more
groups of gates such that every gate is in exactly one group, and some cost function, such
as net-cut, is optimized. Given a hypergraph representation G, of a netlist, the k-way hy-
pergraph partitioning problem seeks k disjoint partitionsof G. In this work we map the
problem of f nding subcircuits of a netlist to the k-way partitioning problem.
The Multilevel Fiduccia-Mattheyses (MLFM) framework is a well-studied approach to
hypergraph partitioning and is presently the dominant technique for large-scale netlist par-
titioning [36]. It begins with a coarsening phase during which vertices of the hypergraph
are merged to form a clusteredhypergraph which has fewer vertices, e.g., half as many.
The hypergraph is clustered repeatedly until a top-levelhypergraph with 50-200 vertices is
found. Then a top-level solutionis constructed by means of a specialized solver designed
for problems this size. For example, the Randomized Engineer’s Method places vertices
into partitions in largest-f rst order and tries to maintain balance as it proceeds. Follow-
ing top-level solution construction, a refinementphase begins, wherein the hypergraph
is unclustered, and the partitioning of the clustered hypergraph is projected onto the un-
clustered hypergraph. From this projected solution, an iterative improvement algorithm is
applied, with the Fiduccia-Mattheyses (FM) algorithm being the most competitive today.
Unclustering and iterative improvement are repeated until a partitioning of the bottom-
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levelhypergraph (i.e., the input hypergraph) is obtained. Additional passes consisting of
alternations of coarsening and ref nement phases can be applied in so-called V-cycles to
further improve results. One popular software implementation of MLFM, hMETIS, can
be obtained from [43].
In order to produce subcircuits of a target size P of a netlist with hypergraph G =
(V,E), we employ balanced k-way partitioning with k = |V|
P
. We then optimize each of
the k windows individually. Each technique will have a runtime solution quality trade-off
determined by the value of P . Table 8.1 shows a table of techniques reported in previous
chapters and the size of subcircuits they can be applied to.
8.4 Trade-offs in Window Selection
In addition to the scope of a given transformation as discussed above, several other
considerations affect the choice of window selection technique, such as the interactions
between the windows. Important factors include:
1. How subcircuit optimization is made relevant to the optimization of entire circuits
2. How overlaps between optimization windows affect solution quality and runtime
3. Whether all circuit elements are included in some window
4. The relative sizes of different windows
We discuss trade-offs in window selection techniques in detail below.
Interactions between transformations and window selection methods.When the
objective of a particular transformation is to minimize area, to f x local constraints or to
repair design rule violations, optimizing subcircuits directly improves the entire circuit.
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However, when dealing with non-local timing constraints, relevant optimization objec-
tives for a subcircuit must be carefully formulated. For example, when moving sequential
elements in RUMBLE, combinational timing paths that leave the subcircuit but renter at
a different point can strongly affect results. In Chapter III we refer to these types of con-
f gurations as pseudomovable feedback paths, and they must be carefully included into a
subcircuit to account for their timing impact on the solution. More generally, windowing
optimizations consider timing values on the boundaries fixed, while this may not be true in
practice. Each transformation must carefully manage this assumption and include every-
thing into the subcircuit that can change due to the effects of the transformation. As such,
having a smaller boundary reduces the possibility of changes impacting the quality of op-
timization. This aspect of windowing is equally applicable to partitioning and clustering
techniques. Trade-offs between these two window selection techniques are summarized in
Table 8.2 and described next.
Window selection through clustering. Clustering techniques per sedo not track
overlap between windows, but leave several possibilities. One possibility is to construct
optimization windows one by one, optimize the subcircuit in a given window, and then
go on to the next window. Without suff cient care, such a technique is likely to create
signif cantly overlapping windows, and some circuit elements may not be covered by any
window. Overlaps occur when nearby circuit elements are used as seeds and expanding
windows around them include similar sets of gates. This increases overall optimization
effort by repeating transformations on the same circuit elements multiple times, but may




Figure 8.2: Venn diagrams illustrating different window selection techniques. The outer
rectangle in each image represents the entire design while shaded regions in-
side represent clusters or partitions. (a) Clustering grows windows around a
seed object and typically creates overlapping windows that do not cover the
circuit. (b) Partitioning divides the entire circuit into windows of approxi-
mately equal size that do not overlap. (c) The windows formed by partitioning
can be expanded to deliberately create overlaps between adjacent partitions.
(d) Partitioning can be performed multiple times to f nd orthogonal partition-
ing solutions. In (d) two independent 4-way partitioning solutions are overlaid,
the solution from (b) is augmented by an additional one with dashed cutlines.
ment and iterating improvement algorithms on them. Overlapping optimization windows
cannot, in general, be processed in parallel — a serious drawback when a large number
of networked workstations are available.Circuit elements omitted from optimization win-
dows may represent lost opportunities for optimization, but sometimes one can rule out
such opportunities, e.g., for elements with high slack, low area or electrical parameters
that satisfy relevant constraints.
A second possibility, relevant when overlaps should be limited in order to conserve
runtime, is to mark each circuit element included in some window as visited, so as to
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PROPERTY CLUSTERING PARTITIONING
WINDOW ISOLATION Mediocre (optimized indirectly
Substantial (captured by the
by greedy algorithms) objective function and optimizedby high-performance algorithms)
WINDOW OVERLAPS Substantial (nearby seeds can None(but can be created throughcause overlapping windows) window inf ation or repartitioning)
CIRCUIT COVERAGE Incomplete (requires additional Complete(by construction)steps to revisit skipped nodes)
BALANCED WINDOWS Poor (can be widely varying Good (balanced partitioningdepending on adjacent net degree) seeks similarly sized partitions)
AMENABILITY TO Mediocre (overlapping clusters Strong (All partitions
PARALLISM cannot be solved simultaneously) can be solved simultaneously)
Table 8.2: A comparison between window selection techniques.
prevent its inclusion in another window; a variant technique does not mark boundaryele-
ments of each window. Thus, it is possible to create (nearly) non-overlapping windows by
clustering. However, in some cases this may leave cells with no unvisited neighbors, and
such windows may represent lost opportunities for optimization. If it is important to en-
sure that optimization windows cover the entire circuit, one can perform iterations where
a new window is started for each circuit element not covered by earlier windows.
From a solution quality perspective, it is typically advantageous to construct windows
of the largest size that can be eff ciently processed by a given optimization (e.g., see Ta-
ble 8.1). In such cases, therefore, it is advantageous for windows to be of similar size.
However, if eff ciency concerns dictate that windows cannot overlap, some windows may
have to be smaller. Also, some windows may represent well-formed clusters of logic (e.g.,
multipliers or decoders) that are only loosely connected to the remaining circuit. Such
windows can also be smaller than maximal reasonable size.
Window selection through balanced partitioning. Balanced partitioning addresses
concerns about interacting windows effectively. Multilevel Fiduccia-Mattheyses (MLFM)
partitioning exhibits near-linear runtime complexity in the size of netlists and runs eff -
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ciently on the largest VLSI netlists [36]. The most common objective function of MLFM
partitioning is to minimize the number of nets that cross between two partitions. There-
fore, MLFM partitioning minimizes the sizes of boundaries, and maximizes the isolation
of each window. Such isolation helps to ensure that optimizations found locally will be
preserved when taken in the context of the entire circuit. Partitioning also reduces the total
overlap between windows by construction and is guaranteed to cover all elements in the
circuit. Because of balance constraints in the partitioning formulation, all windows will
have similar sizes and minimizing net cut ensures the logic within each window will be
well-connected on average. These properties suggest that balanced partitioning is better-
suited to identifying minimally-overlapping windows for non-local optimizations.
In cases when some overlap between partitions is desired to improve solution quality,
clustering techniques seem to hold an advantage over partitioning techniques.1 In par-
ticular, clustering techniques are better equipped to combine pairs of connected circuit
elements (e.g., gates) together in at least one common window. Strategies employing par-
titioning techniques can address this limitation by performing several partitioning starts
to obtain multiple solutions (increasing the likelihood that two given connected circuit
elements will appear in at least one common optimization window).
8.5 Empirical Validation
For experiments reported in this section, we used the same computational facilities
and EDA infrastructure as in Section 7.4, but added a larger design azure10 with 4144
standard cells. For a given design, we partition the netlist into k partitions of approximately
1One hybrid technique begins by partitioning windows to smaller than the desired size then expands each












































Figure 8.3: An illustration of SPIRE’s effect on T (TNS) versus the number of approxi-
mately equal-size partitions of three industrial microprocessor design blocks
generated by the hMETIS partitioner [43]. (a) azure08 (b) azure09 (c) azure10.
The horizontal axis indicates the number of partitions k. The vertical bars ex-
tend to +/- one standard deviation from the mean value of T . The wicks of
candlesticks extend from the min to the max value of T . The baseline indi-
cates the value of T without changes to the circuit.
equal size using the hMETIS partitioner [43], for values of k = 1 . . . 30. For each value
of k, we solved k separate SPIRE MILP instances, and combined the solutions into a
single solution for the testcase. We measured circuit-performance parameters after such
optimization for each value of k and study the impact of the size of each partition on the
performance of the circuit.
The techniques in Table 8.1 all improve solution quality at the cost of runtime when
called on larger instances. This runtime solution-quality trade-off determines the best size
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for subcircuits in practice. In this section we demonstrate a trade-off between runtime and
solution quality by partitioning large netlists and applying SPIRE (see Chapter VII).
Figure 8.3 shows an experiment incorporating the hMETIS partitioning software into
SPIRE [43]. Each design was divided into 1 ≤ k ≤ 30 partitions using 5 separate starts of
the hMETIS partitioner [43]. SPIRE was invoked on every partition, and statistics of the
resulting values of T are plotted. From this experiment, we observe:
• The best solution quality is obtained when the largest circuits are optimized.
• Using smaller windows sacrif ces some solution quality, but it quickly converges in
two of the three cases.
• Additional partitioning produces smaller, faster instances.
• In some cases smaller windows can provide greater improvement. This can be ex-
plained by our use of a time-out. Smaller windows are more completely explored
within the time-out [37].
• Netlist partitioning is fast enough to apply to the largest ASICs and SoCs.
• In some cases the bars indicating +/- one standard deviation can extend beyond the
min or max value of T . This occurs when the distribution of solutions is highly
skewed toward its minimum or maximum.
• Solution quality can be signif cantly improved by applying several rounds of parti-
tioning and selecting the best seen results. Such additional rounds can be performed
in parallel. Because the smallest (fastest) windows often provide greater improve-
























































































Figure 8.4: A histogram of TNS improvement in partitions of a large ASIC.
windows f rst, then proceeding to larger windows. A time-out or the runtime solu-
tion quality trade-off can be used to determine stopping criteria.
Partitioning and clustering allow one to apply each of the transformations in this dis-
sertation eff ciently to the largest available designs. However, balanced, non-overlapping
partitions are more amenable to parallelism. To this end, we partitioned a design with
102063 standard cells into 1000 partitions and ran SPIRE on each of them. SPIRE was
able to f nd improvement in 119 of the partitions totaling 1.31e6 ns of TNS improvement.
We plotted the amount of improvement in a histogram in Figure 8.4. This experiment has
been performed on a pool of compute servers because all of the partitions can be solved in
parallel. In addition, each partition is solved using ILOG CPLEX 12.1 conf gured to use
up to 8 processors in parallel.
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8.6 Conclusions
In this chapter we have described a method to scale physical-synthesis optimizations to
the largest commercial ASICs and SoCs. Working with such designs, we have applied our
transformations after commonly used local transformations including buffer insertion, gate
sizing, and detailed placement as follows. We f rst divide the entire netlist into windows of
appropriate sizes for a particular large-scope optimization. We then apply that optimiza-
tion within each window, leveraging inherent parallelism of disjoint windows. We then
combine the solutions into a single optimized result. This method runs in near-linear time
in terms of the number of windows and thus scales to a large number of windows. As long
as each window is sized appropriately, algorithms with high runtime complexity can be
applied while retaining affordable runtime on large designs. In addition we have identif ed
three sources of parallelism compatible with our techniques— non-overlapping partitions,
using a multi-core MILP solver, and multiple independent partitioning conf gurations.
We have shown that while increasing the scope of optimization provides improved so-
lution quality, a divide-and-conquer framework allows EDA software to broaden the scope
of heavy-weight physical synthesis optimizations and exploit parallelism. By controlling
window size, we provide a trade-off between runtime and solution quality that can be
tuned to make our large-scope transformations practical on the largest available designs.
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CHAPTER IX
Co-Optimization of Latches and Clock Networks
Optimizations developed in earlier chapters affect many aspects of physical synthesis,
but often target sequential elements, which particularly impact circuit performance. In
order to obtain synergies between these optimizations, we explore the infrastructure for
physical synthesis used by IBM for large commercial microprocessor designs. We focus
our attention on a very challenging high-performance design style called large-block syn-
thesis(LBS). In such designs latch placement is critical to the performance of the clock
network, which in turn affects chip timing and power. Our research uncovers def ciencies
in the state-of-the-art physical synthesis f ow vis-à-vis latch placement that result in timing
disruptions and hamper design closure. We introduce a next-generation EDAmethodology
that improves timing closure through careful latch placement and clock-network routing to
(i) avoid timing degradation where possible, and (ii) immediately recover from unavoid-
able timing disruptions. When evaluated on large CPU designs recently developed at IBM,
our methodology leads to double-digit improvements in key circuit parameters, compared
to IBM’s prior state-of-the-art methodologies.
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9.1 Introduction
Design-complexity growth has consistently outpaced improvements in design automa-
tion in the last 30 years. The shortfall is called the design productivity gapand tends to
increase the number of designers per project over chip generations [49]. However, the
economics of the semiconductor industry limits the size of design teams, and the shortfall
must be alleviated through increased design automation.
Modern CPU Design Styles.High-performance microprocessors demand very labor-
intensive IC design styles. In order to cope with the high frequencies of these designs (3-6
GHz), engineers have traditionally partitioned them into hierarchies, with bottom-level
blocks containing fewer than 10,000 standard cells. This methodology requires signif cant
manpower for several reasons (i) the partitioning task is performed manually and it re-
quires an experienced design architect, (ii) each designer can handle only around a dozen
blocks; the use of smaller blocks increases their numbers and necessitates more designers,
and (iii) integratingblocks into higher levels of the design hierarchy requires a dedicated
designer for each unit-levelassembly that combines multiple bottom-level macros.
Large-Block Synthesis.In order to improve the automation of synthesized blocks in
high-performance microprocessor designs, a new design style is being pursued. Functional
units are being flattenedand all macros inside are merged into a single large, f at, high-
performance block. The resulting entities are called large-block synthesis(LBS) blocks.
The typical LBS testcase will have more than 25,000 thousand cells and possibly as many
as 500,000 cells. The high-performance nature of such designs makes physical synthesis
quite challenging. In particular, existing tools target high-performance designs (4 GHz
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or more) with small blocks under 10,000 cells, or low-power designs (400-800 MHz)
with blocks having millions of standard cells. To improve the performance of the LBS
methodology, current tools and techniques must be revised and extended.
Latch and Clock Network Co-Design Challenges.The large-block synthesis de-
sign style creates several conditions that stress existing physical synthesis f ows in new
ways. Like in high-performance small blocks, latches in large blocks must be placed in
clusters near a local clock buffer(LCB) to limit clock skew and power [23]. However,
the placement region of a large block leaves signif cant room for latch to be displaced
by a greater distance. The first major challenge in physical synthesis of large blocks
is limiting the displacement of latches when moving them close to LCBs. In addition,
clock skew at every latch affects timing constraints for combinational logic. Therefore,
critical path optimization — the focus of preceding chapters — must account for clock
skew, but this information is not known until clock networks are designed. The latter step
is commonly referred to as clock insertion. If clocks are inserted before the latches are
properly placed, the timing picture will be overly pessimistic. Waiting to consider skew
until too late in the f ow may result in suboptimal circuit characteristics. The second ma-
jor challenge is the fundamental issue of optimizing timing in the presence of clock skew,
which requires careful ordering of latch placement and clock network synthesis operations.
Traditional approaches to these problems suffer from signif cant timing degradations dur-
ing sudden changes, e.g., moving a latch far across the chip to the location of an LCB.
The third major challenge is avoiding severe timing degradations that harm convergence
while managing latch placement constraints and optimization considering clock skew.
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Our contributions. In this chapter we develop specif c techniques to address the chal-
lenges above. In particular we note the following contributions.
• A graceful design f ow to achieve timing closure by avoiding disruptive changes
through careful reordering of steps. In some cases disruptions could not be avoided,
and in these cases we either revise the offending optimization or mitigate the amount
of disruption immediately after the disruption is detected.
• An algorithm to reduce the maximum latch displacement due to clock skew con-
straints by strategically inserting additional LCBs.
• A technique to reduce the displacement of combinational logic in response to mov-
ing latches to obey clock skew constraints. Compared to f xing the latches and re-
running global placement, our technique reduces combinational logic displacement
signif cantly.
• A novel optimization for control signals that drive LCBs following a timing degra-
dation caused by latch clustering.
The remainder of this chapter is organized as follows. Section 9.2 outlines a prior phys-
ical synthesis methodology for high-performance CPU design and the f rst major steps we
took to cope with the large-block synthesis design style. Remaining specif c problems in
the f ow that cause timing degradations are described in Section 9.3. Our new graceful
physical synthesis f ow is detailed in Section 9.4. We demonstrate the empirical improve-
ments in our f ow in Section 9.5. Conclusions are drawn in Section 9.6.
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(a) (b)
Figure 9.1: The locations of cells during force-directed placement at the clockopt place-
ment stage. (a) After one iteration of quadratic programming followed by
cell spreading, a graceful spreading of cells can be observed. (b) The f nal
placement resulting from repeating these iterations to convergence, followed
by detailed placement and legalization.
9.2 Background
In order to cope with the concerns of LBS designs, we adapt the typical microprocessor
f ow with several extensions designed for large ASICs. This section describes existing
physical synthesis techniques for multi-million gate designs, and how they can be applied
successfully to high-performance CPU designs.
Force-directed Placement.The current physical-synthesis methodology used at IBM
relies on a quadrisection-based quadratic placement algorithm for high-performance mi-
croprocessor designs [119]. This algorithm works by f rst solving the quadratic program
that is typical in analytic placement algorithms, then divides the cells into 4 groups by
drawing cutlines to satisfy a density constraint. Next, it solves the quadratic program on
those regions individually and repeats the process in a nested fashion until the cells can
be placed by an end-case solver. The cut-based nature of this algorithm can cause small
changes in the netlist to translate into large changes between two successive physical syn-
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thesis runs. This behavior exhibited by a placement algorithm is called instability. To
avoid such disruptions, our next-generation f ow incorporates a more stable force-directed
approach that generally also results in better wirelength. The force-directed approach pro-
ceeds by an even spreading of cells after each quadratic solve, and this is the source of the
improvement in stability. Figure 9.1 illustrates the progress of force-directed placement.
A more stable placement process is important to ensure a steady path toward convergence
despite disruptive changes during physical synthesis.
Force-directed placement algorithms are typically geared toward optimizingwirelength,
and do not take clock network synthesis into account. As a result, latches are likely to be
placed far from each other, spread throughout the placeable area. In turn, clock power
and skew budgets can be exceeded when a high-performance clock network is synthesized
using such post-placement latch locations. Therefore, metrics beyond wirelength must
be employed during placement to satisfy chip performance requirements and minimize
adverse impact on the clock network [94]. The following post-placement optimization
problem is designed to mitigate timing degradations by minimizing latch displacement
while creating tight latch clusters that enable reduced clock network power and skew.
Latch and Clock Co-Design.Latch locations are critically important to chip timing
and dynamic power. We formalize the problem of optimizing latch locations for timing
and power as follows.
Definition IX.1 The Latch and Clock Co-Design Problem: Given a placed and opti-
mized circuit layoutG with l latches, a local clock buffer standard-cellLCB, a maximum











Figure 9.2: The preexisting clock optimization f ow exhibits several disruptive features.
During Unhide1, the last level of the clock network is exposed to timing anal-
ysis, but the latches are not yet optimized. LCB cloning creates additional
LCBs to limit the fanout of each LCB and latch clustering determines which
LCB will drive each latch. Global clockopt placement ignores existing loca-
tions when determining a new location for each gate. Timing is reasserted af-
ter placement in Unhide2. Finally, additional coarse optimization is performed
based on new timing conditions.
D > 0 between any latch and the local clock buffer that drives it, satisfy all of the fol-
lowing constraints and minimize the following objective. Insert⌈ l
C
⌉ copies ofLCB into
the design, so as to drive at mostC latches with eachLCB, and place them to mini-
mize latch displacement. Move any gates necessary so that latches are located within
the required distanceD > 0 from the local clock buffer that drives them. Minimize the
sum of displacements of gate locations in the new circuit layoutH as compared toG,
∑
g∈G distance(location(G, g), location(H, g)).
Mercury is a state-of-the-art physical synthesis f ow developed and used at IBM that
is optimized for ASIC designs with over a million standard cells. It achieves a fourfold
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speed-up over previous approaches on designs that size. However, the Mercury f ow was
not designed for high-performance blocks, and is still not used on small blocks. Instead,
the default f ow for small blocks is referred to as the Perseusf ow. Because LBS designs
are high-performance, we f rst tried adapting the Perseus f ow, which was designed for
high-performance blocks. However, the runtime scaling implied that the largest LBS de-
signs would require over one day of runtime in physical synthesis alone, while the required
turn-around time for the entire f ow is only 12 hours. In order to achieve a speed-up on
LBS testcases, we applied the Mercury f ow and enhanced it to deliver acceptable quality
of results. The Mercury f ow is also inherently more graceful than the Perseus f ow, be-
cause directly after global placement, it quickly f xes all electrical violations and returns
the timing environment to a meaningful state. Originally, the Perseus approach to electrical
correction alternated timing-driven buffer insertion and gate sizing. This f ow experienced
convergence problems and was ineffective in f xing electrical violations. Placement causes
degradations by creating long wires with electrical violations, therefore we conclude that a
next-generation f ow must include a post-placement clean-up step that specif cally targets
electrical violations, to ensure graceful convergence.
9.3 Disruptive Changes in Physical Synthesis
Recall that physical synthesis begins with a gate-level netlist that is produced by logic
synthesis, then derives an optimized netlist and produces a chip layout A number of sig-
nif cant changes to the state of the design must occur while it is being processed. For
example, when physical synthesis begins, gate locations are unknown, and a global place-
ment algorithm must be invoked to f nd locations for all of the gates in the design. This is
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a disruptive change that will create vital new information as well as invalidate previously
held assumptions. Whereas logic synthesis relies on crude timing models that abstract
way interconnect, accurate interconnect delay models used after placement are likely to
increase estimates of path delay. Whereas logic synthesis relies on crude timing models
that abstract way interconnect, accurate interconnect delay models used after placement
are likely to increase estimates of path delay. How a physical synthesis tool reacts to dis-
ruptive changes alters quality of results signif cantly. In this section, we discuss several
sources of disruptions during physical synthesis and specif c disruptive changes.
Changes in the Accuracy of Interconnect-delay Models.RTL-to-GDSII design
methodologies begin with running logic synthesis on a rough RTL netlist. Then, a de-
signer inspects the output of the logic synthesis tool vis-à-vis meeting timing constraints
under a zero wire-load model. This sanity check ensures that physical synthesis is not
invoked on a design where gate delays alone violate timing constraints. Subsequently, the
netlist must be placed to facilitate interconnect delay estimation, e.g., using Elmore-delay
formulas. The availability of physical information and the emergence of interconnect de-
lays introduces a large disruption in timing estimates.
Uncertainties in Global Placement. In the example above, we pointed out that the
input to physical synthesis is unplaced, and thus a global placement algorithm must be
run before physical optimization can begin. From a physical synthesis perspective, the
primary shortfall in state-of-the-art global placement algorithms is that they do not fully
comprehend timing or electrical characteristics of gates and wires. Instead, they model
optimization of these circuit characteristics using wirelength, on the assumption that good
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wirelength correlates with other objectives but is easier to optimize. As a result, timing and
electrical characteristics are often undermined by global placement, even on an optimized
netlist.1 Without improving multi-objective placement itself, avoiding this disruption in a
physical synthesis f ow is very diff cult.
Relocation of Latches Toward Local Clock Buffers.During synthesis, each clock
domain is given a single local clock bufferto drive all the latches in that domain. However,
each LCB is limited by a maximum capacitance that it can drive, and so later in the f ow
LCBs must be cloned in order to limit their fanout. This is not done during synthesis,
since latch locations have not yet been determined. We would like to minimize the total
length of clock interconnect between the LCB and the latches it drives, and this requires
placement information. In order to limit the load driven by the LCB, and also reduce clock
skew, we place the latches very close to the LCBs. During LCB cloning, the latches are
grouped together into latch clustersand moved adjacent to the LCB that drives them. Such
latch movement is disruptive in several ways, especially for the placement and timing of
critical paths. It is not uncommon to see the worst-slack path degrade from around -50ps
to below -1ns in response to this step. Minimizing latch movement is a key contribution
of this chapter.
Early Timing Estimates based on Ideal Clocks.Since there is no placement infor-
mation available directly after logic synthesis, a clock network cannot yet be routed. As
such, detailed analysis of clock skew is impossible, and we therefore calculate nominal
clock skews at latch pins with idealized clocks. Different methodologies synthesize clock
networks at different stages. However, in high-performance methodologies at IBM, we
1In state-of-the-art f ows, placement can be invoked several times following optimization.
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consider the skew caused by the last level of the clock network after latches are placed and
LCBs are inserted. Nets with high load lead to high clock skew, which can cause a serious
disruption in timing, so the placement of latches and LCBs is critical. However, realis-
tic clock networks are necessary to optimize the latch-to-latch paths while accounting for
clock skew. Therefore, our work seeks to minimize the unavoidable disruption in timing
due to realistic clock networks.
Simplified Slew Propagation.Static timing analysis is one of the largest consumers
of runtime during physical synthesis, taking about 40% of a typical physical synthesis run.
One of the techniques used to mitigate this expense is called pin-slew propagation. In
pin-slew propagation, instead of slew rates being propagated along paths, the slew rate
used at a particular point is computed using a default slew rateasserted on its fan-in gates,
and propagated through one level of logic. This allows changes to timing to propagate
only locally, which is considerably faster than path-slew propagation. However, this is
an approximation that results in a loss of accuracy. In order to compensate, we switch
to path-slew propagation during a late high-accuracy optimization mode. At the switch
to path-slew, signal paths can experience major timing disruptions and become severely
critical. We therefore develop a technique to improve the accuracy of default slew rate to
mitigate this disruption.
9.4 A Graceful Physical-Synthesis Flow
In this section, we develop a next-generation physical-synthesis f ow that reduces or
eliminates many of the disruptions and timing degradations outlined in the previous sec-
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Figure 9.3: Our next-generation clock optimization f ow uses careful ordering of steps to
avoid the largest degradations. LCB cloning creates additional LCBs to limit
the fanout of each LCB and latch clustering determines which LCB will drive
each latch, this is now done before clock timing is exposed. After many new
LCBs are inserted, the control signals that drive them are traveling over an
unoptimized high-fanout net. We optimize these control signals paths in LCB
fanin opt. Incremental clockopt placement moves gates as little as possible
when ensuring that latches are placed close to LCBs. Clocks timing is only
exposed after the LCB to latch load is reduced to acceptable levels. Finally,
coarse optimization based on mercury is performed.
tions. After understanding the emergence of such degradations, we f rst try to rearrange
relevant steps of the design f ow and revise individual f ow steps so as to avoid degrada-
tions. When avoidance is impossible, we attempt to resolve the degradations immediately
after observing them, using specialized design transformations. In the remainder of this
section, we describe the improvements that implement our general strategy.
Gradual Evolution of Clock Networks is paramount to our next-generation physical
synthesis f ow and compliments techniques for latch placement proposed in previous chap-














Figure 9.4: An illustration of the f ow in Figure 9.3. At the beginning of clock optimization
in (a) the clock is still idealized and latches are placed around the chip. In (b)
local clock buffers (LCBs) are cloned and used to drive several latches each.
To accommodate the timing impact of all the new LCBs, LCB control signals
are optimized in (c). Global placement then moves latches close to LCBs in
(d). Finally, leaf-level clock networks are inserted and clocks are unidealized.
sign blocks, it is important to place latches reasonably close to driving local clock buffers.
This step is performed during a stage of physical synthesis called clock optimization, dur-
ing which realistic clock-network models are generated, LCBs are cloned, and latches are
placed close to LCBs. As described in the previous section, all of these changes are dis-
ruptive for timing closure, and signif cant care must be taken during this stage to ensure a
graceful f ow.
The preexisting f ow for this stage began by exposing the last level of the clock net-
work, then performed LCB cloning and latch clustering, calculated net weights, and f nally
performed a global placement step called clockopt placement. This version of the f ow is
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more disruptive than necessary due to the ordering of optimizations. The main problems
are (i) the clocks are unhidden before the LCBs are cloned and latches are moved close
by, and thus the clock skews are very large2 and (ii) the net weights used for the global
placement are based on inaccurate timing estimates that result from unhiding the clocks
before optimization. This f ow is illustrated in Figure 9.3(a).
We solve these problems through a careful reordering of optimizations that takes into
account which information is used by which step. In our new f ow, which is shown in
Figure 9.3(b), the f rst step is to perform a new kind of LCB cloning and latch cluster-
ing, which is described below under Length-Constrained Latch Clustering. At this point,
we have changed the clock network signif cantly and this requires timing assertions to be
reread to get meaningful timing information. After that, in keeping with the philosophy
that whenever we cause disruption we should repair it immediately, we introduce a new
step following LCB cloning and latch clustering called LCB fanin optimization. This new
step is designed to repair the damage caused by LCB cloning, and is described below un-
der Local Clock Buffer Fanin Optimization.The timing should be completely recovered to
its previous state following LCB fanin optimization because the LCB control signals are
not high-performance signals. At this point net weighting is performed on a much more
appropriately optimized netlist, and a novel placement step called incremental clockopt
placement is performed as described below under Incremental Clockopt Placement.Fol-
lowing this placement step, LCBs are inserted and latches are placed near the LCBs, so as
to minimize the disruption caused by unhiding the clocks
2Before LCB cloning, all latches on the chip are driven by a single LCB with very high fanout, resulting
in very different latencies between different corners of the chip.
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(a) (b) (c)
Figure 9.5: Adding LCBs (shown by vertical bars) reduces the maximum latch displace-
ment (thin lines). This behavior is controlled by two parameters (i) maximum
increase in the number of LCBs, as a percentage of the minimum number (ii)
maximum latch displacement, with (i) taking precedence over (ii). (a) The
minimum number of LCBs is 56 and the maximum latch displacement is high.
(b) By limiting parameter (i) to 12.5% we get a maximum of 63 LCBs, and
this noticeably reduces the maximum latch displacement. (c) We limit the
maximum latch displacement to a tight limit using parameter (ii) but relax
parameter (i) and end up with low latch displacement and 100 LCBs.
Idea 1: Length-Constrained Latch Clustering. At the beginning of the clockopt
stage, latches are placed without any clocking-related constraints using the techniques in
Chapter III. We consider these locations to be the ideal latch locations from a signal tim-
ing perspective, and try our best to preserve these locations through the clockopt stage.
However the LCBs must be cloned to limit the capacitance they drive, and latches must
be placed close to the LCBs to reduce the clock skew. Therefore, we employ a geometric
clustering algorithm called k-means which f nds groups of closely-placed latches to be
driven by the same LCB [110]. Pseudocode for our algorithm is given in Figure 9.6. To
reduce the disruption caused by moving latches close to LCBs, we def ne a new parameter
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CLUSTER-LATCHES
 Input: VLSI Circuit C , Maximum Number of Latches per LCB M
 Input: Number of LCBs K
 Output: Sets of Latch Clusters S , Maximum Latch Displacement L
1 centers .ADD(center of gravity of all latches)
2 foreach( 0 < i < K )
3 new center = LOCATION(latch that is the furthest from any point in centers)
4 centers .ADD(new center )
5 latch list = list of latches
6 sort latch list by distance to any point in centers
7 while ( !latch list .EMPTY() )
8 closest center = CLOSEST-CENTER(centers, latch list .FRONT())
9 S [closest center ].ADD(latch list .FRONT())
10 latch list .POP()
11 if (S [closest center ].SIZE()≥M ) cluster is full
12 centers.REMOVE(closest center)
13 sort latch list by distance to any point in centers
14 L = compute the maximum latch displacement for the clusters in S
CLUSTER-LATCHES-LENGTH-CONSTRAINT
 Input: VLSI Circuit C , Maximum Number of Latches per LCB M
 Input: Maximum Number of LCBs N , Latch-Displacement TargetD
 Output: Sets of Latch Clusters S
1 k = ceil(number of latches / M )
2 while ( k < N and maximum latch displacement> D )
3 k = k + 1
4 (S , L) = CLUSTER-LATCHES(C , M , k )
Figure 9.6: An algorithm for length-constrained latch clustering.
maximum latch displacementand relax the constraint on the number of LCBs until no latch
is more than this distance from an its LCB. The result is a tunable trade-off between tim-
ing disruption caused by latch displacement, and additional clock buffers which consume
power and area. We have found empirically that, at the 32 nm node, latch displacement
can be reduced to <500 routing tracks at the cost of a 25% increase in LCB count.
Idea 2: Local Clock-Buffer Fanin Optimization. LCBs typically support an enable
signal or other control signals that are used for clock gating. After LCBs are cloned, all
of the new LCBs are connected to the same control signal that was driving the original
LCB. Immediately after LCB cloning, this net often experiences a severe timing violation
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(a) (b)
Figure 9.7: Using incremental clockopt placement signif cantly reduces the disruption of
the clockopt placement step. In each plot, a vector indicates the movement of a
cell during the clockopt phase. Red vectors indicate displacements by over 500
tracks. Yellow, green and blue indicate 200, 100 and 50 tracks respectively.
(a) Displacement vectors for all cells resulting from traditional force-directed
placement. (b) Incremental placement reduces the number of red vectors dras-
tically. Nearly all of the red vectors in this plot are due to latches which must
be moved far to get to the nearest LCB.
caused by the heavy load of the high fanout. In trying to ensure a graceful design f ow,
we attempt to f x this unavoidable degradation immediately after it is created. To this end,
we have created a novel LCB fanin optimization step and apply it immediately after LCB
cloning. This step includes: (i) timing-driven gate placement for any logic in the control
of LCBs, (ii) timing-driven buffer insertion to optimize long nets that may be created and
(iii) timing-driven gate sizing to optimize the power levels of gates in the control logic.
We have found empirically that these three steps are suff cient to restore timing to the level
observed before LCBs were cloned.
Idea 3: Incremental Clockopt Placement. In the process of timing closure intro-
duced in Chapter II, physical synthesis is composed of iterations of (i) global placement,
(ii) timing optimization, and (iii) per-iteration net weighting guided by timing analysis.
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However, running a complete global placement algorithm, albeit with new net weights
inf uenced by the previous optimization, is a powerful disruption to timing closure. In
the IBM Physical synthesis f ow, the f rst iteration employs very coarse models and con-
straints, e.g., relaxing the legality constraint for placement into looser, grid-based bin-area
constraints. The second iteration uses more realistic models and requires a legal place-
ment. At the end of the second iteration, a new constraint is added, the tool must then
clone LCBs and move the latches near an LCB. In order to accomplish this with mini-
mal design disturbance, we temporarily add two-pin nets with high weights to connect
each latch to its driving LCB before global placement. Then, as global placement seeks
to minimize weighted net length, the fake nets cause it to move each latch closer to the
connected LCB, so as to shorten the fake nets. After placement, the fake nets are re-
moved. The latches must be moved next to an LCB even if this displacement is very large,
however, the bulk of remaining logic does not need to move far. Therefore, in order to
minimize timing disruptions, we develop a new placement technique called incremental
clockopt placement, which begins with a set of locations and leverages a technique for
spreading and detailed placement called iterative local refinementon it [115–117]. This
technique begins with a placement solution and overlays a gridded tile structure through-
out the layout area. Gates located in a particular tile of this grid can be moved to one of
eight neighboring tiles so as to improve wirelength while maintaining gate density. Cru-
cially, we add a maximum movement thresholdbeyond which any displacement causes a
high penalty to be imposed in the wirelength cost function. This allows the placer to bring
the latches close to the LCBs, and allows the rest of the logic to adjust to the new locations
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DESIGN TECHNOLOGY INITIAL FINAL CYCLE DIMENSIONSNODE(nm) #GATES #GATES TIME(ps) (µm)
LBS1 22 206369 251021 - 255495 1000 1000×900
LBS2 32 190777 234912 - 248370 328 1498×1930
LBS3 32 51159 64909 - 74525 230 378×499
LBS4 32 88835 103514 - 122659 390 1000×800
LBS5 32 22837 28238 - 29184 230 449×225
LBS6 32 17322 26613 - 28779 460 180×397
Table 9.1: Large-block synthesis benchmark characteristics. The FINAL #GATES column
shows the range of possible gate counts using data from experiments presented
in Tables 9.2 and 9.3.
of the latches, but prevents any large displacements in logic that will harm timing unnec-
essarily. The result is a signif cant reduction in total cell movement, which ensures a more
graceful transition to tight latch clusters.
9.5 Empirical Validation
In order to validate our proposed methodology we ran the physical synthesis tool PDS
(commonly used at IBM) in various conf gurations to isolate individual f ow improvements
presented in the previous section. We used LBS microprocessor designs being developed
at IBM for 32nm and 22nm technology nodes. Table 9.1 shows that our benchmarks range
in size from 17,322 to 206,369 standard cells before optimization. Physical synthesis
then inserts between 16.52% and 66.14% more cells during optimization, with a median
value of 27.33%. The increase is mostly due to buffers and inverters, but specif c numbers
depend on local resynthesis and technology mapping. The performance requirements of
these blocks are also an important characteristic, with target clock frequencies ranging
from 1GHz to 4.35GHz.
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Implementation Insight: Default Slew Percentile.The common practice in comput-
ing a default slew rate is to sample the slew rates of the top critical pins. For example,
one might calculate slew rates of the 800 most critical paths and use the average as the
new default slew rate. Because we observe a degradation when switching to path-slew
mode, we note that this must be an optimistic slew rate for those paths that are harmed,
and we seek to make this estimate more pessimistic. Taking a larger set of pins to sample
from is likely to increase optimism because we are examining them in most-critical-f rst
order. Reducing the sample set will likely increase pessimism, but increase sensitivity and
uncertainty that will make the result unstable. Instead, we propose to automatically set the
threshold for slew rate averaging as a certain percentile of pin slew rates (this threshold
can be computed in linear time using the nth-elementalgorithm available in the C++ Stan-
dard Template Library). For example, if default slew rate percentile is set to 10%, and we
sample 500 pins, we will take the 50th worst slew rate from the sample set. After studying
this parameter, we have found that 35 percentile is the best value to eliminate degradations
when switching to path-slew mode. However, this pessimism must not be too great, for
this would cause unexpected timing improvement at the switch to path-slew mode. This
situation is problematic because earlier optimizations work hard to solve timing problems
that disappear upon more accurate analysis, which wastes runtime, area and power.
Empirical Results. In Table 9.2 we compare the Perseus baseline to the following
additions (i) only Mercury, (ii) only force-directed placement (FDP), and (iii) only grad-
ual evolution of clock networks. In these designs we compare circuit performance metrics
including the worst slack path in the design, and Φ, the sum of slacks below a threshold,
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DESIGN MODE TIME WORSTSLACK Φ WL AREA
LBS3
Baseline 40844 -76.641 -4203 1.43e7 0.5345
Mercury 26578 -25.680 -384 1.45e7 0.4965
FDP 37929 -55.015 -1519 1.32e7 0.5076
Clockopt 37785 -7.536 -1214 1.41e7 0.5693
LBS4
Baseline 54442 -158.345 -81110 2.57e7 0.9942
Mercury 41726 -189.391 -58881 2.47e7 0.9420
FDP 52939 -167.016 -67799 2.41e7 1.0091
Clockopt 56396 -148.050 -53442 2.04e7 0.8838
LBS5
Baseline 15274 -97.544 -6078 6.93e6 0.2382
Mercury 9449 -98.374 -6293 6.98e6 0.2423
FDP 16196 -82.391 -6288 6.87e6 0.2380
Clockopt 13498 -87.287 -6265 6.80e6 0.2373
LBS6
Baseline 18476 -103.142 -16335 5.40e6 0.2218
Mercury 13265 -89.288 -15300 5.74e6 0.2213
FDP 18325 -88.207 -11755 5.14e6 0.2143
Clockopt 19182 -103.682 -13958 5.05e6 0.2167
Average Mercury 1.46X -14.87% -30.27% 1.18% -2.72%
Improvement FDP 1.03X -13.19% -26.21% -4.93% -1.75%Clockopt 1.04X -26.67% -29.18% -7.59% -1.82%
Table 9.2: The impact of individual components in the graceful f ow. TIME is the runtime
of physical synthesis in seconds. WORSTSLACK is slack of the worst path in
the circuit in picoseconds. Φ is calculated as in Equation IX.1 and is expressed
in picoseconds. WL is the sum of half-perimeter wirelengths and is expressed
in routing tracks.




min(0, worst slack(i)− slack target) (IX.1)
Where slack-target is an input parameter to physical synthesis.
From the data in Table 9.2 we observe the following:
• Mercury accounts for nearly all of the speed-up of this f ow. It does not achieve
the fourfold speed-up observed for million-gate designs, but a 1.42× speed-up is
signif cant for these designs which can take half a day.
• The use of force-directed placement adds stability to the f ow and contributes a sig-
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DESIGN MODE TIME WORSTSLACK Φ WL AREA
LBS1 Baseline 54105 -76.943 -1635 7.10e7 1.52Gradual 45753 -72.229 -367 6.73e7 1.55
LBS2 Baseline 41106 -128.605 -2004 8.97e7 1.84Gradual 42959 -56.667 -2276 9.65e7 1.96
LBS3 Baseline 25906 -28.102 -862 1.39e7 0.52Gradual 12846 -3.362 -66 1.39e7 0.44
LBS4 Baseline 30691 -153.924 -51674 2.55e7 0.99Gradual 22281 -70.667 -20025 2.05e7 0.73
Average
1.22X -51.04% -54.39% -12.34% -11.49%Improvement
Table 9.3: The impact of our graceful f ow on key design parameters. TIME is the runtime
of physical synthesis in seconds. WORSTSLACK is slack of the worst path in
the circuit in picoseconds. Φ is calculated as in Equation IX.1 and is expressed
in picoseconds. WL is the sum of half-perimeter wirelengths and is expressed
in routing tracks.
nif cant improvement in wirelength.
• Gradual clockopt results in a signif cant wirelength reduction as a result of calcu-
lating net weights based on a netlist optimized for timing after LCB cloning. This
good timing result is a direct consequence of avoiding degradation in our graceful
f ow.
• Each component provides a signif cant overall improvement in terms of timing and
area metrics.
In our next experiment we compare the baseline Perseus f ow with our entire method-
ology combining all of the features presented in this Chapter. The results are shown in
Table 9.3. We observe the following
• Every testcase demonstrates an improvement in worst slack.
• Both worst slack and Φ average improvements are large, validating that the graceful
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methodology is an effective method to improve a timing closure f ow.
• Area gains are inconsistent, but reductions of at least 10% in cell area typically lead
to reduced power, lower routing congestion and the potential for more aggressive
f oorplanning in future designs.
• Signif cant wirelength reductions alleviate demand for routing resources, resulting
in improved routing congestion and improved downstream design closure.
• All metrics show strong improvement as a result of our methodology.
These experiments demonstrate the impact of each component in our methodology,
and show that they ultimately translate into strong improvements in primary metrics of
circuit performance and cost.
9.6 Conclusions
In this chapter we have introduced a new strategy to mitigate and eliminate disruptive
changes in a physical synthesis f ow. In implementing this strategy, we have identif ed
key timing degradations that occur when new design parameters are introduced during
physical synthesis. We then carefully revised relevant steps of the f ow, made changes to
the ordering of steps, and developed new optimization algorithms that were subsequently
integrated into the overall f ow. Our contributions are evaluated in the context of an indus-
trial physical synthesis f ow at IBM and several recent, large commercial IC designs that
def ed previous-generation physical synthesis tools. On the most challenging design type
available to us, large-block synthesis designs, our f ow achieves double-digit (percentage)
improvements in all major circuit metrics considered.
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CHAPTER X
Conclusions and Future Work
A physical synthesis f ow reads a mapped netlist produced by logic synthesis, then
computes physical locations for gates and improves the performance of the circuit, un-
til timing constraints are met. We observe that state-of-the-art f ows consist of a series
of optimizations that operate at two distinct scales, near-linear time algorithms that ap-
ply to the whole netlist, and more expensive transformations that typically operate on a
handful of gates or interconnections. Such a limited view of the solution space of circuit
optimization leaves many transformations vulnerable to becoming trapped in local min-
ima. We observe this phenomenon on large, high-performance designs and improve upon
the state of the art by integrating optimizations that are traditionally applied separately.
Our novel transformations achieve broad opportunities for increased circuit performance
and can handle larger design subsections than existing physical-synthesis transformations,
thereby extending the scope of optimization. Given that the placement of sequential el-
ements is a critical factor to the success of timing closure, we develop a next-generation
timing-closure f ow that improves the placement of sequential elements and facilitates the
synthesis of high-performance clock networks.
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10.1 Summary of Results
In this dissertation, we make several contributions that advance the strength and capabili-
ties of modern software tools for IC physical synthesis, with the ultimate goal to improve
the quality of leading-edge semiconductor products. Starting with narrowly-focused op-
timizations, we identif ed obstacles to further improvements in circuit performance and
addressed these obstacles with more powerful integrated transformations that outperform
chained individual optimizations. Scalability was achieved in this approach by mapping
circuit transformations to formal mathematical optimizations and through the use of eff -
cient analytical delay models. To further improve the scope and eff ciency of such hybrid
transformations we developed robust computational infrastructure and powerful circuit-
analysis tools. Despite these enhancements, hybrid transformations remain somewhat ex-
pensive, motivating the development of divide-and-conquer frameworks that can handle
large IC designs. When integrating our new transformations into the physical-synthesis
infrastructure at IBM, we realized that these optimizations with increased scope tend to in-
troduce disruptions into the design f ow, and these disruptions adversely affect end results.
We therefore developed a next-generation physical-synthesis f ow that ensures a graceful
improvement of key design parameters. Specif c contributions are itemized below.
Simultaneous placement and buffering.
At advanced technology nodes, multiple cycles are required for signals to cross the
chip, making latch placement critical to timing closure. The problem is intertwined with
buffer insertion because the placement of such latches depends on the location of buffers
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on adjacent interconnect. In Chapter III we detail our linear-programming-based algo-
rithm to compute the optimal location of pipeline latches under a linear interconnect delay
model [83, 84]. We then extend our algorithm to move nearby combinational logic gates
to improve the effectiveness and applicability of this approach to simultaneous placement
and buffering. Experimental results validate our transformation— our techniques improve
slack by 41.3% of cycle time on average for a large commercial ASIC design.
Bounded transactional timing analysis.
As local circuit optimizations become increasingly multi-objective in modern physical
synthesis f ows, a tighter interaction between optimization algorithms and timing analysis
is necessary. Such optimizations must employ heuristics to search for good implementa-
tions of subcircuits, but timing analysis offers no support for retracting circuit modif ca-
tions [85,86]. In Chapter IV we describe our extension to traditional static timing analysis
that records a history of incremental network delay computations in a stack-based data
structure, so that the timing can be returned to a previously-known state upon retraction
of a circuit modif cation. It also explicitly boundsthe scope of propagation to a local win-
dow in anticipation of retraction. These extensions greatly improve the performance of
static timing analysis for local circuit modif cations in the presence of retraction. For the
classical variant of STA, our experimental results demonstrate an improvement of up to
246×, while a factor of up to 5.2× is achieved as compared to common lazy evaluation
techniques.
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Simultaneous placement and gate sizing in a discrete domain.
Gate locations that optimize timing depend on boundary timing conditions in the lo-
cal subcircuit. Similarly, the optimal drive strength of a gate depends on the input slew
rate and output capacitance. But these two problems are related because the output ca-
pacitance of a gate depends upon the length of interconnect it drives. Given a set of
discrete candidate locations and power levels, we formulate the path smoothing problem
in terms of a disjunctive timing graph, and develop a computation of optimal locations
by incorporating a generalization of static timing analysis into an eff cient branch-and-
bound framework [74]. Empirically, our approach consistently improves solution quality
in a large-scale modern industrial benchmark. Experimental results in Chapter V indicate
that the techniques used in this chapter are accurate enough to improve the critical path
optimization and slack-histogram compression stages of physical synthesis.
Timing-driven gate cloning for interconnect optimization.
In a complete physical synthesis f ow, optimization transformations that can improve
the timing on critical paths that are already well-optimized by a series of powerful transfor-
mations (timing driven placement, buffering and gate sizing) are invaluable. We develop
an innovative gate cloning technique to improve interconnect delay on critical paths dur-
ing physical synthesis [66]. Using the buffer-aware interconnect timing model introduced
in Chapter III, new polynomial-time optimal algorithms are presented for timing-driven
cloning, including f nding both optimal sink partitions (identifying the fan-outs) for the
original and the duplicated gates, as well as physical locations for both gates. In par-
ticular, for a gate g with m fanouts, Chapter VI describes in detail two polynomial-time
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algorithms. For the case when g is f xed, we present an O(m)-time optimal algorithm
to maximize the worse slack of g. for the case when the g is movable, and one for the
case when g is movable. If g is f xed, our O(m log m)-time algorithm maximizes the
worst-slack of g. For one hundred testcases at the 45nm technology node, we demonstrate
signif cant timing improvement due to our cloning techniques as compared to other ex-
isting timing-optimization transformations. Extensions to handle other optimizations and
constraints, such as wirelength, total negative slack and placement obstacles are further
discussed.
Simultaneous performance-driven retiming, placement, buffering and logic cloning.
One of the most common situations in which the latch placement techniques of Chapter
III are insuff cient is a critical path wherein moving a gate immediately next to its most-
critical input is the optimal solution but does not meet timing constraints. For example,
when relocating the latch adjacent to its only input still violates a setup time constraint.
We develop SPIRE, a new physical synthesis transformation that simultaneously incorpo-
rates retiming, gate relocation, gate duplication, and buffer insertion to improve this situa-
tion [82]. The need for SPIRE is demonstrated by example, motivating the integration of
all considered techniques to meet timing constraints. SPIRE improves the performance of
partitions in a high-performance microprocessor design. Empirical results on 45nm mi-
croprocessor designs show 8% improvement in worst-case slack and 69% improvement in
total negative slack afteran industrial physical synthesis f ow was already completed.
203
Broadening the scope of physical-synthesis optimization using partitioning.
The optimizations developed in this dissertation extend physical-synthesis transforma-
tions beyond a handful of gates. Unfortunately, the computational complexity of such
optimizations makes them too ineff cient to apply to entire netlists of large ASIC and SoC
designs. Therefore, we develop a technique to identify appropriately-sized subsets of large
designs on which our transformations can be applied eff ciently. Our method utilizes ex-
isting hypergraph partitioning algorithms to divide the circuit in a top-down fashion until
the subsets are the desired size. Empirical results demonstrate that this technique can work
in practice and illustrate a run-time solution quality trade-off for SPIRE, the transforma-
tion developed in this dissertation that can optimize subcircuits with thousands of standard
cells.
Co-Optimization of Latches and Clock Networks in Large-Block Physical Synthesis.
Optimizations developed in this dissertation affect nearly every stage of a typical indus-
trial state-of-the-art physical-synthesis f ow. In order to obtain synergies between them,
we explore the infrastructure for physical synthesis used by IBM for large commercial
microprocessor designs. We focus our attention on a very challenging high-performance
design style called large block synthesis (LBS). In such designs latch placement is criti-
cal to the performance of the clock network, which in turn affects chip timing and power.
Our research uncovers def ciencies in state-of-the-art physical synthesis f ows vis-à-vis
latch placement that result in timing disruptions and hamper design closure. We introduce
a next-generation EDA methodology that seeks a more graceful timing-closure process.



























Figure 10.1: The optimizations in this dissertation improve nearly every stage of a state-
of-the-art physical synthesis f ow. For example, we illustrate that Chapter IV
deals with Timing Analysis by a adding a circled 4 to that step in the f ow.
avoid timing degradation where possible, and (ii) immediately recover from unavoidable
timing disruptions. Our methodology leads to double-digit improvements in key circuit
parameters of large CPU designs developed at IBM.
10.2 Future Work
The transformations developed in our work, along with prerequisite circuit analysis
techniques, have signif cantly improved the quality of modern very large-scale integrated
circuits developed at IBM. Much of this improvement is due to careful integration into a
graceful physical-synthesis f ow described in Chapter IX. Further work can address the
following challenges.
Dealing with modern interconnect.
With the explosion in the number of design rules, metal layers, and different routing
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pitches at advanced CMOS technology nodes, routing congestion is an increasing design
challenge and layer assignment signif cantly affects delay estimation. The use of RUM-
BLE (Chapter III) must take into account preexisting layer assignments. Areas with high
wiring congestion may necessitate detours of critical interconnects, impacting circuit per-
formance and jeopardizing timing closure. Therefore, routing demand and layer assign-
ment must be analyzed early in physical synthesis and tracked through the physical syn-
thesis f ow in response to certain types of circuit transformations. We see an opportunity
to formalize the handling of routing congestion in timing closure and develop effective
benchmarks and algorithmic solutions [81]. As a f rst step, gate-placement techniques
from Chapters III and VII can be extended to avoid congested areas. More sophisticated
methods may be required in the methodology of Chapter IX especially when dealing with
clock trees and latch clusters.
Optimizing power.
Observe that in high-performance microprocessor designs, clock distribution is respon-
sible for a large fraction of power consumption. We believe that our techniques described
in Chapter IX improve not only circuit performance, but also power consumption. Con-
f guring an environment for rigorous evaluation of power characteristics is an important
direction for future work.
Global placement to improve sequential slack.
Our transformations described in Chapter VII make heavy use of physical retiming to
improve combinational slack of circuits in question. This optimization was combined with
206
placement, buffering and logic cloning. A further opportunity is to perform global place-
ment so as to increase the potential for such improvements. This potential is expressed
by the metric known as sequential slack[46]. Optimizing sequential slack during place-
ment can provide improved opportunities for clock skew scheduling and retiming, and
thus further broadens the scope of physical synthesis optimization. We expect that new
global placement algorithms that optimize sequential slack can increase the applicability
and effectiveness of retiming transformations developed in Chapter VII.
Handling of large macros and intellectual property (IP) blocks.
With billions of transistors integrated into a single chip, design complexity becomes a
major challenge, as it def es the efforts of the best engineers and the capabilities of most
recent software tools. One method to limit that complexity is to reuse design components
in the form of IP blocks, but placement of such blocks is still largely done manually today.
Such blocks typically incorporate latches immediately before and after primary outputs
and inputs. Therefore, one bottleneck in circuit performance is the slowest sequential path
between two such blocks. Incorporating this information into f oorplanning and global
placement algorithms is a signif cant opportunity to improve the design automation and
performance of complex SoC designs [3, 90, 93].
Parallel processing.
Parallel processing is currently pursued by most developers of EDA software tools.
Techniques proposed in this dissertation lend themselves naturally to such extensions. In
particular, Chapter IV outlines parallel extensions for bounded transactional timing anal-
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ysis. Chapter VII solves MILPs using the CPLEX tool in multi-core mode. Chapter VIII
develops divide-and-conquer techniques for physical synthesis that partition the netlist and
can spawn parallel computing tasks. Further incorporating our new transforms into physi-
cal synthesis tools and exploiting their inherent parallelism will improve the speed of next
generation hardware as well as the physical synthesis tools used to design them.
Dealing with process variability.
To account for the impact of variations in the manufacturing process, IBM has de-
veloped a robust statistical timing environment called EinStat [118]. However, statistical
timing analysis is currently only used for sign-off timing, whereas optimization relies on
the more conventional static timing analysis tool EinsTimer. Extending statistical timing
analysis with features from Chapter IV and incorporating it into physical-synthesis trans-
formations (e.g., from Chapters V and VI) will likely reduce pessimism in early design
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